- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19902 > XC18V512VQG44C (Xilinx Inc)IC PROM REPROGR 512KB 44-VQFP PDF資料下載
參數(shù)資料
| 型號： | XC18V512VQG44C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 18/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROM REPROGR 512KB 44-VQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲(chǔ)容量： | 512kb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
XC18V00 Series In-System-Programmable Configuration PROMs
DS026 (v5.2) January 11, 2008
Product Specification
3
R
CEO
12
DATA OUT
Chip Enable Output (CEO) is connected to the
CE input of the next PROM in the chain. This
output is Low when CE is Low and OE/RESET
input is High, AND the internal address counter
has been incremented beyond its Terminal
Count (TC) value. CEO returns to High when
OE/RESET goes Low or CE goes High.
21
27
13
11
OUTPUT
ENABLE
GND
GND is the ground connection.
6, 18, 28 & 41
3, 12, 24 &
34
11
TMS
MODE
SELECT
The state of TMS on the rising edge of TCK
determines the state transitions at the Test
Access Port (TAP) controller. TMS has an
internal 50 k
Ω resistive pull-up to provide a
logic 1 to the device if the pin is not driven.
511
5
TCK
CLOCK
This pin is the JTAG test clock. It sequences
the TAP controller and all the JTAG test and
programming electronics.
713
6
TDI
DATA IN
This pin is the serial input to all JTAG
instruction and data registers. TDI has an
internal 50 k
Ω resistive pull-up to provide a
logic 1 to the device if the pin is not driven.
39
4
TDO
DATA OUT
This pin is the serial output for all JTAG
instruction and data registers. TDO has an
internal 50 k
Ω resistive pull-up to provide a
logic 1 to the system if the pin is not driven.
31
37
17
VCCINT
Positive 3.3V supply voltage for internal logic.
17, 35 & 38(3)
23, 41 &
44(3)
18 & 20(3)
VCCO
Positive 3.3V or 2.5V supply voltage connected
to the input buffers(2) and output voltage
drivers.
8, 16, 26 & 36 14, 22, 32 &
42
19
NC
No connects.
1, 2, 4,
11, 12, 20, 22,
23, 24, 30, 32,
33, 34, 37, 39,
44
1, 6, 7, 8,
10, 17, 18,
26, 28, 29,
30, 36, 38,
39, 40, 43
Notes:
1.
By default, pin 7 is the D4 pin in the 20-pin packages. However, CF
→D4 programming option can be set to override the default and route
the CF function to pin 7 in the Serial mode.
2.
For devices with IDCODES 0502x093h, the input buffers are supplied by VCCINT.
3.
For devices with IDCODES 0503x093h, the following VCCINT pins are no-connects: pin 38 in 44-pin VQFP package, pin 44 in 44-pin PLCC
package, and pin 20 in 20-pin SOIC and 20-pin PLCC packages.
Table 1: Pin Names and Descriptions (Cont’d)
Pin
Name
Boundary-
Scan Order
Function
Pin Description
44-pin VQFP
44-pin
PLCC
20-pin
SOIC &
PLCC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T86E227K010EBAL | CAP TANT 220UF 10V 10% 2917 |
| 1235L4X2 | BATTERY PK S-HD 12.0V C SZ ZINC |
| 1235L4 | BATTERY PK S-HD 6.0V C SIZE ZINC |
| LTC4252-1IMS8#TRPBF | IC CNTRLR HOTSWAP NEGVOLT 8-MSOP |
| GRM188R61A334KA61D | CAP CER 0.33UF 10V 10% X5R 0603 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC1900A-03 | 制造商:ANAREN 制造商全稱:Anaren Microwave 功能描述:Hybrid Coupler 3 dB, 90∑ |
| XC1900A-03 SR | 制造商:Anaren Inc 功能描述:RF HYBRID COUPLER |
| XC1900A-03P | 制造商:ANAREN 制造商全稱:Anaren Microwave 功能描述:20 dB Directional Coupler |
| XC1900A-03S | 功能描述:信號調(diào)節(jié) 1400-2000MHz IL:.08dB VSWR:1.12 RoHS:否 制造商:EPCOS 產(chǎn)品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel |
| XC1900A-03S-CT | 制造商:Anaren Microwave 功能描述:RF HYBRID COUPLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。