- 您現在的位置：買賣IC網 > PDF目錄385050 > XC164LM (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller with C166SV2 Core PDF資料下載
參數資料
| 型號： | XC164LM |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| 中文描述： | 16位單片機與C166SV2核心 |
| 文件頁數： | 56/60頁 |
| 文件大?。?/td> | 552K |
| 代理商： | XC164LM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁
XC164LM
Derivatives
Electrical Parameters
Data Sheet
54
V1.0, 2005-11
4.3.2
The XC164LM’s Flash module delivers data within a fixed access time (see
Table 4-7
).
Accesses to the Flash module are controlled by the PMI and take 1+WS clock cycles,
where WS is the number of Flash access waitstates selected via bitfield WSFLASH in
register IMBCTRL. The resulting duration of the access phase must cover the access
time
t
ACC
of the Flash array. The required Flash waitstates depend on the actual system
frequency.
Note: The Flash access waitstates only affect non-sequential accesses. Due to
prefetching mechanisms, the performance for sequential accesses (depending on
the software structure) is only partially influenced by waitstates.
In typical applications, eliminating one waitstate increases the average
performance by 5% … 15%.
On-chip Flash Operation
Example: For an operating frequency of 40 MHz (clock cycle = 25 ns), the Flash
accesses must be executed with 1 waitstate: ((1+1)
×
25 ns)
≥
50 ns.
Table 4-8
indicates the interrelation of waitstates and system frequency.
Note: The maximum achievable system frequency is limited by the properties of the
respective derivative, i.e. 40 MHz (or 20 MHz for XC164LM-xF20F devices).
Table 4-7
Parameter
Flash Characteristics
(Operating Conditions apply)
Symbol
Limit Values
Typ.
–
2
2)
200
2)
Unit
Min.
Max.
50
1)
5
500
Flash module access time
Programming time per 128-byte block
t
PR
Erase time per sector
t
ACC
CC –
CC –
CC –
1) The actual access time is influenced by the system frequency, see
Table 4-8
.
2) Programming and erase time depends on the system frequency. Typical values are valid for 40MHz.
ns
ms
ms
t
ER
Table 4-8
Required Waitstates
0 WS (WSFLASH = 00
B
)
1 WS (WSFLASH = 01
B
)
Flash Access Waitstates
Frequency Range
f
CPU
≤
20 MHz
f
CPU
≤
40 MHz
相關PDF資料 |
PDF描述 |
|---|---|
| XC164N | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164SM | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164S | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164TM | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC167CI-16F | 16-Bit Single-Chip Microcontroller with C166SV2 Core |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC164LM_07 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164N-16F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164N-16R | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
| XC164N-32F | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core |
發(fā)布緊急采購，3分鐘左右您將得到回復。