- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19500 > XA9536XL-15VQG44I (Xilinx Inc)IC CPLD 3.3V 36MCELL 44-VQFP PDF資料下載
參數(shù)資料
| 型號： | XA9536XL-15VQG44I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 3/5頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 3.3V 36MCELL 44-VQFP |
| 標準包裝： | 160 |
| 系列： | XA9500XL XA |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 15.5ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 2 |
| 宏單元數(shù)： | 36 |
| 門數(shù)： | 800 |
| 輸入/輸出數(shù)： | 34 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
XA9500XL Automotive CPLD Product Family
DS108-1 (v1.7) April 3, 2007
3
Product Specification
R
Component Availability
Ordering Information
XA9500XL Automotive Requirements and Recommendations
Requirements
The following requirements are for all automotive applica-
tions:
1. All automotive customers are required to keep the
Macrocell Power selection set to low, and the Logic
Optimization set to density when designing with ISE
software. These are the default settings when
XA9500XL devices are selected for design. These
settings are found on the Process Properties page for
Implement Design. See the ISE Online Help for details
on these properties.
2. Use a monotonic, fast ramp power supply to power up
XA9500XL . A VCC ramp time of less than 1 ms is
required.
3. Do not float I/O pins during device operation. Floating
I/O pins can increase ICC as input buffers will draw
1-2 mA per floating input. In addition, when I/O pins are
floated, noise can propagate to the center of the CPLD.
I/O pins should be appropriately terminated with
keeper/bus-hold. Unused I/Os can also be configured
as CGND (programmable GND).
4. Do not drive I/O pins without VCC/VCCIO powered.
5. Sink current when driving LEDs. Because all Xilinx
CPLDs have N-channel pull-down transistors on
outputs, it is required that an LED anode is sourced
through a resistor externally to VCC. Consequently, this
will give the brightest solution.
6. Avoid external pull-down resistors. Always use external
pull-up resistors if external termination is required. This
is because the XA9500XL Automotive CPLD, which
includes some I/O driving circuits beyond the input and
output buffers, may have contention with external
pull-down resistors, and, consequently, the I/O will not
switch as expected.
Pins
44
64
100
144
Type
Quad Flat Pack
Thin Quad Flat Pack
Chip Scale Package
Code
VQG44
VQG64
TQG100
CSG144
XA9536XL
-15
I,Q
--
XA9572XL
-15
I,Q
--
XA95144XL
-15
--
I
Notes:
1.
Q = Automotive Extended Temperature (TA = –40°C to +105°C).
2.
I = Automotive Industrial Temperature (TA = –40°C to +85°C).
3.
All packages Pb-free.
XA9572XL -15 VQG 44Q
Example:
Temperature Range
Number of Pins
Pb-free
Package Type
Device Type
Speed Grade
Device Ordering Options
Device
Speed
Package
Temperature
XA9536XL
-15 15.5 ns pin-to-pin
delay
VQG44 44-pin Quad Flat Pack (VQFP)
I-Grade
TA = –40°C to +85°C
XA9572XL
VQG64 64-pin Quad Flat Pack (VQFP)
Q-Grade
TA = –40°C to +105°C with
TJ Maximum = 125°C
XA95144XL
TQG100 100-pin Thin Quad Flat Pack (TQFP)
CSG144 144-pin Chip Scale Package (CSP)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B5Z-CX-F2 | CONVERTER MOD DC/DC 2V 30W |
| TAP225K050SRW | CAP TANT 2.2UF 50V 10% RADIAL |
| VE-BVN-CX-B1 | CONVERTER MOD DC/DC 18.5V 75W |
| V375A12E400B2 | CONVERTER MOD DC/DC 12V 400W |
| TAP225K050SRS | CAP TANT 2.2UF 50V 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA9536XL-15VQG44Q | 功能描述:IC CPLD 3.3V 36MCELL 44-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XA9500XL XA 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
| XA9572XL-10TQ100I | 制造商:Xilinx 功能描述: |
| XA9572XL-10TQ100Q | 制造商:Xilinx 功能描述: |
| XA9572XL-10VQ44I | 制造商:Xilinx 功能描述: |
| XA9572XL-10VQ44Q | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。