- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4276 > XA6SLX9-3FTG256Q (Xilinx Inc)IC FPGA SPARTAN 6 256FTGBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XA6SLX9-3FTG256Q |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN 6 256FTGBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Spartan®-6 LX XA |
| LAB/CLB數(shù)： | 715 |
| 邏輯元件/單元數(shù)： | 9152 |
| RAM 位總計(jì)： | 589824 |
| 輸入/輸出數(shù)： | 186 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-FTBGA |
XA Spartan-6 Automotive FPGA Family Overview
DS170 (v1.3) December 13, 2012
Product Specification
6
speed and efficiency of many applications, even beyond digital signal processing, such as wide dynamic bus shifters,
memory address generators, wide bus multiplexers, and memory-mapped I/O register files. The accumulator can also be
used as a synchronous up/down counter. The multiplier can perform barrel shifting.
Input/Output
The number of I/O pins varies from 132 to 328, depending on device and package size. Each I/O pin is configurable and can
comply with a large number of standards, using up to 3.3V. The Spartan-6 FPGA SelectIO Resources User Guide describes
the I/O compatibilities of the various I/O options. With the exception of supply pins and a few dedicated configuration pins,
all other package pins have the same I/O capabilities, constrained only by certain banking rules. All user I/O is bidirectional;
there are no input-only pins.
All I/O pins are organized in four banks. Each bank has several common VCCO output supply-voltage pins, which also
powers certain input buffers. Some single-ended input buffers require an externally applied reference voltage (VREF). There
are several dual-purpose VREF-I/O pins in each bank. In a given bank, when I/O standard calls for a VREF voltage, each VREF
pin in that bank must be connected to the same voltage rail and can not be used as an I/O pin.
I/O Electrical Characteristics
Single-ended outputs use a conventional CMOS push/pull output structure, driving High towards VCCO or Low towards
ground, and can be put into high-Z state. Many I/O features are available to the system designer to optionally invoke in each
I/O in their design, such as weak internal pull-up and pull-down resistors, strong internal split-termination input resistors,
adjustable output drive-strengths and slew-rates, and differential termination resistors. See the Spartan-6 FPGA SelectIO
Resources User Guide for more details on available options for each I/O standard.
I/O Logic
Input and Output Delay
This section describes the available logic resources connected to the I/O interfaces. All inputs and outputs can be configured
as either combinatorial or registered. Double data rate (DDR) is supported by all inputs and outputs. Any input or output can
be individually delayed by up to 256 increments. This is implemented as IODELAY2. The identical delay value is available
either for data input or output. For a bidirectional data line, the transfer from input to output delay is automatic. The number
of delay steps can be set by configuration and can also be incremented or decremented while in use.
Because these tap delays vary with supply voltage, process, and temperature, an optional calibration mechanism is built into
each IODELAY2:
For source synchronous designs where more accuracy is required, the calibration mechanism can (optionally)
determine dynamically how many taps are needed to delay data by one full I/O clock cycle, and then programs the
IODELAY2 with 50% of that value, thus centering the I/O clock in the middle of the data eye.
A special mode is available only for differential inputs, which uses a phase-detector mechanism to determine whether
the incoming data signal is being accurately sampled in the middle of the eye. The results from the phase-detector logic
can be used to either increment or decrement the input delay, one tap at a time, to ensure error-free operation at very
high bit rates.
ISERDES and OSERDES
Many applications combine high-speed bit-serial I/O with slower parallel operation inside the device. This requires a
serializer and deserializer (SerDes) inside the I/O structure. Each input has access to its own deserializer (serial-to-parallel
converter) with programmable parallel width of 2, 3, or 4 bits. Where differential inputs are used, the two serializers can be
cascaded to provide parallel widths of 5, 6, 7, or 8 bits. Each output has access to its own serializer (parallel-to-serial
converter) with programmable parallel width of 2, 3, or 4 bits. Two serializers can be cascaded when a differential driver is
used to give access to bus widths of 5, 6, 7, or 8 bits.
When distributing a double data rate clock, all SerDes data is actually clocked in/out at single data rate to eliminate the
possibility of bit errors due to duty cycle distortion. This faster single data rate clock is either derived via frequency
multiplication in a PLL, or doubled locally in each IOB by differentiating both clock edges when the incoming clock uses
double data rate.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 93LC86A-I/ST | IC EEPROM 16KBIT 2048X8 8-TSSOP |
| 93LC86A-I/MS | IC EEPROM 16KBIT 2048X8 8-MSOP |
| 93C86BT-I/ST | IC EEPROM 16KBIT 1024X16 8-TSSOP |
| XA6SLX9-3CSG225Q | IC FPGA SPARTAN 6 225CSGBGA |
| 93C86BT-I/MS | IC EEPROM 16KBIT 1024X16 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA7A100T-1CSG324Q | |
| XA7Z020-1CLG484Q | 功能描述:IC SOC CORTEX A-9 ZYNQ7 484BGA 制造商:xilinx inc. 系列:汽車級(jí)，AEC-Q100，Zynq?-7000 XA 包裝:托盤 零件狀態(tài):在售 架構(gòu):MCU，F(xiàn)PGA 核心處理器:雙 ARM? Cortex?-A9 MPCore?，帶 CoreSight? MCU 閃存:- MCU RAM:256KB 外設(shè):DMA 連接性:CAN，EBI/EMI，以太網(wǎng)，I2C，MMC/SD/SDIO，SPI，UART/USART，USB OTG 速度:667MHz 主要屬性:Artix?-7 FPGA，85K 邏輯單元 工作溫度:-40°C ~ 125°C （TJ） 封裝/外殼:484-LFBGA，CSPBGA 供應(yīng)商器件封裝:484-CSPBGA（19x19） I/O 數(shù):130 標(biāo)準(zhǔn)包裝:1 |
| XA901D-M | 制造商:Defender Security 功能描述:AlarmPIR Remote |
| XA95144XL-10TQ144I | 制造商:Xilinx 功能描述: |
| XA95144XL-15CSG144I | 功能描述:IC CPLD 144MC 117 I/O 144CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:XA9500XL XA 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。