參數(shù)資料
型號: XA3S200A-4FTG256I
廠商: Xilinx Inc
文件頁數(shù): 31/57頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN-3A 200K 256-FBGA
產(chǎn)品培訓(xùn)模塊: Extended Spartan 3A FPGA Family
標(biāo)準(zhǔn)包裝: 90
系列: Spartan®-3A XA
LAB/CLB數(shù): 448
邏輯元件/單元數(shù): 4032
RAM 位總計(jì): 294912
輸入/輸出數(shù): 195
門數(shù): 200000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-FTBGA
XA Spartan-3A Automotive FPGA Family Data Sheet
DS681 (v2.0) April 22, 2011
Product Specification
37
Configurable Logic Block (CLB) Timing
Table 29: CLB (SLICEM) Timing
Symbol
Description
Speed Grade: -4
Units
Min
Max
Clock-to-Output Times
TCKO
When reading from the FFX (FFY) Flip-Flop, the time from the active transition
at the CLK input to data appearing at the XQ (YQ) output
–0.68
ns
Setup Times
TAS
Time from the setup of data at the F or G input to the active transition at the
CLK input of the CLB
0.36
–ns
TDICK
Time from the setup of data at the BX or BY input to the active transition at the
CLK input of the CLB
1.88
–ns
Hold Times
TAH
Time from the active transition at the CLK input to the point where data is last
held at the F or G input
0
–ns
TCKDI
Time from the active transition at the CLK input to the point where data is last
held at the BX or BY input
0
–ns
Clock Timing
TCH
The High pulse width of the CLB’s CLK signal
0.75
–ns
TCL
The Low pulse width of the CLK signal
0.75
–ns
FTOG
Toggle frequency (for export control)
0
667
MHz
Propagation Times
TILO
The time it takes for data to travel from the CLB’s F (G) input to the X (Y) output
–0.71
ns
Set/Reset Pulse Width
TRPW_CLB
The minimum allowable pulse width, High or Low, to the CLB’s SR input
1.61
–ns
Notes:
1.
The numbers in this table are based on the operating conditions set forth in Table 8.
相關(guān)PDF資料
PDF描述
5746881-2 SCREW RETAINR KIT LO-PRO 4-40UNC
XA6SLX16-3FTG256I IC FPGA SPARTAN 6 14K 256FTGBGA
3-747580-1 CONN FERRULE STEPPED DB37/50
XA6SLX16-3CSG225I IC FPGA SPARTAN 6 14K 225CSGBGA
XA3S500E-4PQG208I IC FPGA SPARTAN-3E 500K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA3S200A-4FTG256Q 功能描述:IC FPGA SPARTAN-3A 200K 256-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3E Automotive FPGA Family Data Sheet
XA3S250E-4CPG132I 功能描述:IC FPGA SPARTAN-3E 250K 132CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4CPG132Q 功能描述:IC FPGA SPARTAN-3E 250K 132CSBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA3S250E-4FT256I 功能描述:IC FPGA SPARTAN-3E 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3E XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)