- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4293 > XA2S50E-6TQ144I (Xilinx Inc)IC FPGA SPARTAN-IIE 144TQFP PDF資料下載
參數(shù)資料
| 型號： | XA2S50E-6TQ144I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-IIE 144TQFP |
| 產(chǎn)品變化通告： | FPGA Family Discontinuation 18/Apr/2011 |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | Spartan®-IIE XA |
| LAB/CLB數(shù)： | 384 |
| 邏輯元件/單元數(shù)： | 1728 |
| RAM 位總計： | 32768 |
| 輸入/輸出數(shù)： | 102 |
| 門數(shù)： | 50000 |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 144-LQFP |
| 供應(yīng)商設(shè)備封裝： | 144-TQFP（20x20） |
DS106-1 (v2.0) August 9, 2013
1
Product Specification
2002–2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Introduction
The Xilinx Automotive (XA) Spartan-IIE 1.8V Field-Pro-
grammable Gate Array family is specifically designed to
meet the needs of high-volume, cost-sensitive automotive
electronic applications. The family gives users high perfor-
mance, abundant logic resources, and a rich feature set, all
at an exceptionally low price. The five-member family offers
densities ranging from 50,000 to 300,000 system gates, as
shown in Table 1. System performance is supported beyond
200 MHz.
Spartan-IIE devices deliver more gates, I/Os, and features
per dollar than other FPGAs by combining advanced pro-
cess technology with a streamlined architecture based on
the proven Virtex-E platform. Features include block RAM
(to 64K bits), distributed RAM (to 98,304 bits), 19 selectable
I/O standards, and four DLLs (Delay-Locked Loops). Fast,
predictable interconnect means that successive design iter-
ations continue to meet timing requirements.
XA devices are available in both the extended-temperature
Q-grade (-40°C to +125°C) and industrial I-grade (-40°C to
+100°C) and are qualified to the industry-recognized
AEC-Q100 standard.
The XA Spartan-IIE family is a superior alternative to
mask-programmed ASICs. The FPGA avoids the initial cost,
lengthy development cycles, and inherent risk of conven-
tional ASICs. Also, FPGA programmability permits design
upgrades in the field with no hardware replacement neces-
sary (impossible with ASICs).
Features
AEC-Q100 device qualification and full PPAP support
available in both extended temperature Q-grade and
I-grade
Guaranteed to meet full electrical specifications over
TJ = –40°C to +125°C
Second generation ASIC replacement technology
-
Densities as high as 6,912 logic cells with up to
300,000 system gates
-
Very low cost
System-level features
-
SelectRAM+ hierarchical memory:
16 bits/LUT distributed RAM
Configurable 4K-bit true dual-port block RAM
Fast interfaces to external RAM
-
Dedicated carry logic for high-speed arithmetic
-
Efficient multiplier support
-
Cascade chain for wide-input functions
-
Abundant registers/latches with enable, set, reset
-
Four dedicated DLLs for advanced clock control
Eliminate clock distribution delay
Multiply, divide, or phase shift
-
Four primary low-skew global clock distribution nets
-
IEEE 1149.1 compatible boundary scan logic
Versatile I/O and packaging
-
Low-cost packages available in all densities
-
19 high-performance interface standards
LVTTL, LVCMOS, HSTL, SSTL, AGP, CTT, GTL
LVDS and LVPECL differential I/O
-
Up to 120 differential I/O pairs that can be input,
output, or bidirectional
Fully supported by powerful Xilinx ISE development
system
-
Fully automatic mapping, placement, and routing
-
Integrated with design entry and verification tools
-
Extensive IP library including DSP functions
0
Spartan-IIE 1.8V FPGA
Automotive XA Product Family:
Introduction and Ordering
DS106-1 (v2.0) August 9, 2013
00
Product Specification
R
Table 1: XA Spartan-IIE FPGA Family Members
Device
Logic
Cells
Typical
System Gate Range
(Logic and RAM)
CLB
Array
(R x C)
Total
CLBs
Maximum
Available
User I/O(1)
Maximum
Differential
I/O Pairs
Distributed
RAM Bits
Block
RAM Bits
XA2S50E
1,728
23,000 - 50,000
16 x 24
384
102
83
24,576
32K
XA2S100E
2,700
37,000 - 100,000
20 x 30
600
102
86
38,400
40K
XA2S150E
3,888
52,000 - 150,000
24 x 36
864
182
114
55,296
48K
XA2S200E
5,292
71,000 - 200,000
28 x 42
1,176
182
120
75,264
56K
XA2S300E
6,912
93,000 - 300,000
32 x 48
1,536
182
120
98,304
64K
Notes:
1.
User I/O counts include the four global clock/user input pins. See details in Table 3, page 5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 24AA52-I/P | IC EEPROM 2KBIT 400KHZ 8DIP |
| 24LCS22A-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
| 24LCS22AT-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
| XC2S100-5TQ144C | IC FPGA 2.5V 600 CLB'S 144-TQFP |
| 24LC22AT-I/SN | IC EEPROM 2KBIT 400KHZ 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA2S50E-6TQ144Q | 功能描述:IC FPGA SPARTAN-IIE 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-IIE XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
| XA-30-3213-01 | 制造商:Misc 功能描述: |
| XA-30-3242-01 | 制造商:Misc 功能描述: |
| XA3051 | 制造商:MULTIMETRIX 功能描述:PSU, BENCH, 30V, 5A 制造商:MULTIMETRIX 功能描述:PSU, BENCH, 30V, 5A; Power Supply Output Type:Adjustable; No. of Outputs:1; Output Voltage Max:30VDC; Power Rating:275W; Input Voltage:115V AC , 230V AC; Approval Bodies:CE / EN / IEC; External Depth:160mm; External Length / |
| XA3052 | 制造商:MULTIMETRIX 功能描述:PSU, BENCH, 30V, 5A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。