參數(shù)資料
型號(hào): XA-H3
廠商: NXP Semiconductors N.V.
英文描述: CMOS 16-bit highly integrated microcontroller
中文描述: 的CMOS 16位高度集成的微控制器
文件頁數(shù): 22/36頁
文件大小: 183K
代理商: XA-H3
Philips Semiconductors
Preliminary specification
XA-H3
CMOS 16-bit highly integrated microcontroller
1999 Sep 24
22
Table 6. Rx DMA modes summary
Mode
Byte Count Source
Maskable Interrupt
Description
Periodic Interrupt
Loaded by processor into DMA, used by
DMA only to determine the number of
bytes between interrupts. Processor can
calculate the byte count from the DMA
address pointer.
When Byte Counter reaches
zero and is reloaded by DMA
hardware from the byte count
register.
The DMA channel runs until commanded to
stop by the processor. It generates a
maskable interrupt once per n bytes, where n
is the number written once into the byte count
register by the processor, thus an interrupt is
generated once every n received bytes.
Processor specifies time out period between
incoming characters. If no character is
received within that time, a maskable
interrupt is generated.
Asynchronous
with Character
Time Out
Byte Count can be calculated by software
from the DMA address pointer.
If no character is received
within a specified time out
period, then interrupt.
Asynchronous
without interrupt
Byte Count can be calculated by software
from the DMA address pointer.
No interrupt generated
Whenever a new character is received, it is
moved into the memory buffer – no interrupt
is generated.
SU01240
Data FIFO 3
Data FIFO 1
Data FIFO 2
Data FIFO 0
DMA Control
Segment
Buffer Base
Buffer Bound
Address Pointer
Byte Count
FIFO Control
Rx Time Out
Data FIFO 3
Data FIFO 1
Data FIFO 2
Data FIFO 0
Rx Channel
Tx Channel
DMA Control
Segment
Buffer Base
Buffer Bound
Address Pointer
Byte Count
FIFO Control
Figure 5. Rx and Tx DMA Registers
DMA Registers
In addition to the 16-bit Global DMA Interrupt Register (which is shared
by all eight DMA channels), each DMA channel has seven control
registers and a four-byte Data FIFO. The four Rx DMA channels have
one additional register, the Rx Character Time Out Register. All DMA
registers can be read and written in Memory Mapped Register (MMR)
space. These registers are summarized below.
Global DMA Interrupt Register (not shown in figure): All DMA
interrupt flags are in this register .
DMA Control Register: Contains the master mode select and
interrupt enable bits for the channel.
相關(guān)PDF資料
PDF描述
XA-H4 Single-chip 16-bit microcontroller
XACA04SPEC0304 CONTROL STATION 4WAY
XACA06SPEC0305 CONTROL STATION 6WAY
XACA215 FERNSTEUEREINHEIT
XALB222 WIPPSCHALTER ZB2 STEUERGEHAEUSE TASTEN 2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA-H4 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip 16-bit microcontroller
XAI.50V2200 制造商:Xicon Passive Components 功能描述:
XAIR1-3402-101B 制造商:Advantech Co Ltd 功能描述:CARRIER BOARD, AIR PRODUCTS 3402-101B3 - Bulk
XAIR1-3402-CARTON 制造商:Advantech Co Ltd 功能描述:D-AIR01-SOM7562-01 - OUTER CARTON - Bulk
XAITD-100 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:XAITD Series FAST / TTL Buffered 10-Tap Delay Modules