- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1972 > X9401YV24I-2.7 (Intersil)IC XDCP QUAD 64-TAP 2.5K 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | X9401YV24I-2.7 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 11/18頁 |
| 文件大小： | 0K |
| 描述： | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 系列： | XDCP™ |
| 接片： | 64 |
| 電阻（歐姆）： | 2.5k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 6 線 SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
2
FN8190.4
October 13, 2009
Pin Descriptions
Host Interface Pins
SERIAL OUTPUT (SO)
SO is a push/pull serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by the
falling edge of the serial clock.
SERIAL INPUT
SI is the serial data input pin. All opcodes, byte addresses
and data to be written to the pots and pot registers are input
on this pin. Data is latched by the rising edge of the serial
clock.
SERIAL CLOCK (SCK)
The SCK input is used to clock data into and out of the
X9401.
CHIP SELECT (CS)
When CS is HIGH, the X9401 is deselected and the SO pin
is at high impedance, and (unless an internal write cycle is
underway) the device will be in the standby state. CS LOW
enables the X9401, placing it in the active power mode. It
should be noted that after a power-up, a HIGH to LOW
transition on CS is required prior to the start of any
operation.
HOLD (HOLD)
HOLD is used in conjunction with the CS pin to select the
device. Once the part is selected and a serial sequence is
underway, HOLD may be used to pause the serial
communication with the controller without resetting the serial
sequence. To pause, HOLD must be brought LOW while
SCK is LOW. To resume communication, HOLD is brought
HIGH, again while SCK is LOW. If the pause feature is not
used, HOLD should be held HIGH at all times.
DEVICE ADDRESS (A0 - A1)
The address inputs are used to set the least significant 2 bits of the
8-bit slave address. A match in the slave address serial data
stream must be made with the address input in order to
initiate communication with the X9401. A maximum of 4
devices may occupy the SPI serial bus.
Potentiometer Pins
VH (VH0 - VH3)/ RH (RH0 - RH3),
VL (VL0 - VL3)/RL (RL0 - RL3)
The VH/RH and VL/RL inputs are equivalent to the terminal
connections on either end of a mechanical potentiometer.
VW (VW0 - VW3)/ RW (RW0 - RW3)
The wiper outputs are equivalent to the wiper output of a
mechanical potentiometer.
HARDWARE WRITE PROTECT INPUT (WP)
The WP pin when LOW prevents nonvolatile writes to the
Wiper Counter Registers.
Ordering Information
PART
NUMBER
PART
MARKING
VCC
LIMITS
(V)
POTENTIOMETER
ORGANIZATION
(k
Ω)
TEMP
RANGE
(°C)
PACKAGE
PKG.
DWG. #
X9401WS24IZ* (Note 1)
X9401WS ZI
5 ±10%
10
-40 to +85
24 Ld SOIC (300 mil) (Pb-free)
M24.3
X9401WS24I
X9401WS I
-40 to +85
24 Ld SOIC (300 mil)
M24.3
X9401WS24Z* (Note 1)
X9401WS Z
-40 to +85
24 Ld SOIC (300 mil)
M24.3
X9401WV24IZ* (Note 1)
X9401WV ZI
-40 to +85
24 Ld TSSOP (4.4mm) (Pb-free) MDP0044
X9401WV24Z* (Note 1)
X9401WV Z
-40 to +85
24 Ld TSSOP (4.4mm) (Pb-free) MDP0044
X9401WS24I-2.7* (Note 2) X9401WS G
2.7 to 5.5
-40 to +85
24 Ld SOIC (300 mil)
M24.3
X9401WS24IZ-2.7* (Note)
X9401WS ZG
-40 to +85
24 Ld SOIC (300 mil) (Pb-free)
M24.3
X9401WS24Z-2.7* (Note 1) X9401WS ZF
-40 to +85
24 Ld SOIC (300 mil) (Pb-free)
M24.3
X9401WV24-2.7
X9401WV F
-40 to +85
24 Ld TSSOP (4.4mm)
MDP0044
X9401WV24IZ-2.7* (Note 1) X9401WV ZG
-40 to +85
24 Ld TSSOP (4.4mm) (Pb-free) MDP0044
X9401WV24Z-2.7* (Note 1) X9401WV ZF
-40 to +85
24 Ld TSSOP (4.4mm) (Pb-free) MDP0044
NOTES:
1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100%
matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations).
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC
J STD-020.
2. Not recommended for new designs.
X9401
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9408YV24T1 | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| X9409YV24I-2.7 | IC XDCP QUAD 64-TAP 2.5K 24TSSOP |
| X9410WS24IZ-2.7T1 | IC XDCP DUAL 64TAP 10K 24-SOIC |
| X9418YV24I-2.7T2 | IC XDCP DUAL 64-TAP 2.5K 24TSSOP |
| X9420YV14T1 | IC XDCP SGL 64-TAP 2.5K 14-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9408 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled (XDCP?) Potentiometers |
| X9408_09 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digitally Controlled (XDCP?) Potentiometers |
| X9408-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus |
| X9408WP24 | 功能描述:IC XDCP QUAD 64-TAP 10K 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR) |
| X9408WP24-2.7 | 功能描述:IC XDCP QUAD 64-TAP 10K 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 接片:32 電阻（歐姆）:50k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 50 ppm/°C 存儲器類型:易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 細型，TSOT-23-6 供應(yīng)商設(shè)備封裝:TSOT-23-6 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。