- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9122 > X9261UV24T1 (Intersil)IC XDCP DUAL 256TAP 50K 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | X9261UV24T1 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 3/20頁 |
| 文件大小： | 0K |
| 描述： | IC XDCP DUAL 256TAP 50K 24-TSSOP |
| 標準包裝： | 2,500 |
| 系列： | XDCP™ |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 ±300 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 6 線 SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
11
FN8171.4
October 12, 2006
Write Data Register (DR)
Global Transfer Data Register (DR) to Wiper Counter Register (WCR)
Global Transfer Wiper Counter Register (WCR) to Data Register (DR)
Transfer Wiper Counter Register (WCR) to Data Register (DR)
Transfer Data Register (DR) to Wiper Counter Register (WCR)
Increment/Decrement Wiper Counter Register (WCR)
Read Status Register (SR)
Notes: (1) “A1 ~ A0”: stands for the device addresses sent by the master.
(2) WPx refers to wiper position data in the Counter Register
(2) “I”: stands for the increment operation, SI held HIGH during active SCK phase (high).
(3) “D”: stands for the decrement operation, SI held LOW during active SCK phase (high).
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
DR and WCR
Addresses
Data Byte
(Sent by Host on SI)
CS
Rising
Edge
HIGH
-VOLTAGE
WR
IT
E
C
Y
C
LE
0 1 0 1 00 A1 A0 11 00 RB RA 0 P0
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
DR
Addresses
CS
Rising
Edge
010 100 A1 A0 0 0 0 1 RB RA 0 0
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
DR
Addresses
CS
Rising
Edge
HIGH-VOLTAGE
WRITE CYCLE
0 1 0 1 00 A1 A0 1000 RB RA 00
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
DR and WCR
Addresses
CS
Rising
Edge
HIGH-VOLTAGE
WRITE CYCLE
0 1 0 1 00 A1 A0 11 10 RB RA 0 P0
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
DR and WCR
Addresses
CS
Rising
Edge
0 1 0 1 0 0 A1 A0 1101 RB RA 0 P0
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
WCR
Addresses
Increment/Decrement
(Sent by Master on SDA)
CS
Rising
Edge
0 1 0 1 0 0 A1 A0 0 0 1 0 X X 0 P0 I/D I/D .
.
. I/D I/D
CS
Falling
Edge
Device Type
Identifier
Device
Addresses
Instruction
Opcode
WCR
Addresses
Data Byte
(Sent by X9261 on SO)
CS
Rising
Edge
0 1 0 1 00 A1 A0 010 10001 0 0 0 0 0 0 0 WIP
X9261
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9261US24IT1 | IC XDCP DUAL 256TAP 50K 24-SOIC |
| X9261US24I-2.7T1 | IC XDCP DUAL 256TAP 50K 24-SOIC |
| X9261US24I-2.7 | IC XDCP DUAL 256TAP 50K 24-SOIC |
| X9261US24I | IC XDCP DUAL 256TAP 50K 24-SOIC |
| M83723/73A22327 | CONN RCPT 32POS JAM NUT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9261UV24Z | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9261UV24Z-2.7 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Single Supply/Low Power/256-Tap/SPI Bus |
| X9268 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9268_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Dual Digitally-Controlled Potentiometers |
| X9268TS24 | 功能描述:IC DCP DUAL 100K 256TP 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:XDCP™ 標準包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 ±300 ppm/°C 存儲器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。