- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371282 > X9252YV24IZ-2.7 (INTERSIL CORP) Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface PDF資料下載
參數(shù)資料
| 型號： | X9252YV24IZ-2.7 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字電位計 |
| 英文描述： | Low Power + Quad 256-Tap + 2-Wire Bus + Up/Down Interface |
| 中文描述： | QUAD 2.8K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO24 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSSOP-24 |
| 文件頁數(shù)： | 17/21頁 |
| 文件大小： | 126K |
| 代理商： | X9252YV24IZ-2.7 |
17 of 21
REV 1.4.1 7/29/03
www.xicor.com
X9252
Page Write Operation
As stated previously, the memory is organized as a
single Status Register (SR), and four pages of four
registers each. Each page contains one Data Register
for each DCP. The order of the bytes within a page is
DR0i, followed by DR1i, followed by DR2i, and then
DR3i, with i being the Data Register number (0, 1, 2, or
3). Normally a page write operation will be used to
efficiently update all four data registers and WCR in a
single write command, starting at DCP0 and finishing
with DCP3.
In order to perform a Page Write operation to the mem-
ory array, the NVEnable bit in the SR must first be set
to “1”.
A Page Write operation is initiated in the same manner
as the byte write operation; but instead of terminating
the write cycle after the first data byte is transferred,
the master can transmit up to 4 bytes (See Figure 7).
After the receipt of each byte, the X9252 responds with
an ACK, and the internal DCP address counter is
incremented by one. The page address remains
constant. When the counter reaches the end of the
page (DR3i, 03hex), it “rolls over” and goes back to the
first byte of the same page (DR0i, 00hex).
For example, if the master writes 3 bytes to a page
starting at location DR22, the first 2 bytes are written to
locations DR22 and DR32, while the last byte is written
to locations DR02. Afterwards, the DCP counter would
point to location DR12. If the master supplies more
than 4 bytes of data, then new data overwrites the
previous data, one byte at a time.
The master terminates the loading of Data Bytes by
issuing a STOP condition, which initiates the
nonvolatile write cycle. As with the Byte Write
operation, all inputs are disabled until completion of the
internal write cycle. If the WP pin is high, the
nonvolatile write cycle doesn’t start and the bytes are
discarded.
Notice that the Data Bytes are also written to the WCR
of the corresponding DCPs, therefore in the above
example, WCR2, WCR3, and WCR0 are also written.
Figure 7. Page Write Operation
2 < n < 4
Signals from
the Master
Signals from
the Slave
Signal at SDA
S
t
a
r
t
Slave
Address
Address
Byte
A
C
K
A
C
K
0
0
0
1
1
Data Byte (1)
S
t
o
p
A
C
K
A
C
K
Data Byte (n)
Write
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9252WV24IZ-2.7 | KIT RF SHIELD LARGE MULTI-HEIGHT |
| X9252UV24IZ-2.7 | KIT RF SHIELD SMALL MULTI-HEIGHT |
| X9258UV24I-2.7 | Quad Digital Controlled Potentiometers (XDCP) |
| X9258TV24I-2.7 | Quad Digital Controlled Potentiometers (XDCP) |
| X9258UB24 | Quad Digital Controlled Potentiometers (XDCP) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X9258 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
| X9258)06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers |
| X9258_11 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad Digital Controlled Potentiometers(XDCP?) |
| X9258_13 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low Noise/Low Power/2-Wire Bus/256 Taps |
| X9258TB24 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Quad Digital Controlled Potentiometers (XDCP) |
發(fā)布緊急采購，3分鐘左右您將得到回復。