- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385047 > X76F641HEG-2.0 (IC MICROSYSTEMS Sdn. Bhd.) 4 Mbit Uniform Sector, Serial Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | X76F641HEG-2.0 |
| 廠商： | IC MICROSYSTEMS Sdn. Bhd. |
| 元件分類： | DRAM |
| 英文描述： | 4 Mbit Uniform Sector, Serial Flash Memory |
| 中文描述： | 4兆位統(tǒng)一部門，串行閃存 |
| 文件頁(yè)數(shù)： | 7/17頁(yè) |
| 文件大?。?/td> | 167K |
| 代理商： | X76F641HEG-2.0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
X76F641
7
Figure 5. Acknowledge Polling
8th clk.
of 8th
pwd. byte
‘ACK’
clk
8th
clk
‘ACK’
clk
‘ACK’
START
condition
8th bit
ACK or
no ACK
SCL
SDA
7025 FM 10
READ OPERATIONS
Read operations are initiated in the same manner as write
operations but with a different command code.
Random Read
The master issues the start condition and a Read instruc-
tion and password, performs a Password Ack Polling, then
issues the word address. Once the password has been
acknowledged and first byte has been read, another start
can be issued followed by a new 8-bit address. Random
reads are allowed, but only the low order 8 bits can
change. This limits random reads to a 256 byte block.
Therefore, with a single password cycle only a 256 byte
block of array 0 may be accessed randomly. To randomly
access another block of array 0, a stop must be issued fol-
lowed by a new command/address/password sequence.
A random read of the array 1 can access all locations with-
out another password command sequence.
Sequential Read
The host can read sequentially within an array after the
password acceptance sequence. The data output is
sequential, with the data from address n followed by the data
from n+1. The address counter for read operations
increments all address bits, allowing the entire memory
array contents to be serially read during one operation. At
the end of the address space (address 1FFFh for array 0,
1Fh for array 1), the counter “rolls o er” to address 0 and the
X76F641 continues to output data for each acknowl- edge
received. Refer to figure 7 for the address, acknowledge
edge and data transfer sequence. An acknowledge must
follow each 8-bit data transfer. After the last bit has been
read, a stop condition is generated without a preceding
acknowledge.
Figure 6. Random Read
S
Data Y
S
COMMAND
Read
Password
7
Read
Password
0
S
SDA
Data X
Wait t
WC
OR
Repeated
ACK POLLING
COMMAND
S
ACK Polling
Command
If ACK, then
Password Matches
7025 FM 11
A
S
A
A
A
A
A
A
A
A
S
S
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
S
A
N
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X76F641HG | 4 Mbit Uniform Sector, Serial Flash Memory |
| X76F641HG-2.0 | 4 Mbit Uniform Sector, Serial Flash Memory |
| X76F641WEG | 4 Mbit Uniform Sector, Serial Flash Memory |
| X76F641WEG-2.0 | 4 Mbit Uniform Sector, Serial Flash Memory |
| X76F641WG | 4 Mbit Uniform Sector, Serial Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X76F641HG | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash |
| X76F641HG-2.0 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash |
| X76F641W | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash |
| X76F641W-2.0 | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash |
| X76F641WE | 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。