參數(shù)資料
型號: X76F640W-2.7
英文描述: Secure SerialFlash
中文描述: 安全SerialFlash
文件頁數(shù): 2/17頁
文件大?。?/td> 94K
代理商: X76F640W-2.7
X76F640
2
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the
device.
Serial Data (SDA)
SDA is a true three state serial data input/output pin. Dur-
ing a read cycle, data is shifted out on this pin. During a
write cycle, data is shifted in on this pin. In all other
cases, this pin is in a high impedance state.
Chip Enable (CS)
When CS is high, the X76F640 is deselected and the
SDA pin is at high impedance and unless an internal
write operation is underway, the X76F640 will be in
standby mode. CS low enables the X76F640, placing it in
the active mode.
Reset (RST)
RST is a device reset pin. When RST is pulsed high
while CS is low the X76F640 will output 32 bits of fixed
data which conforms to the standard for “synchronous
response to reset”. CS must remain LOW and the part
must not be in a write cycle for the response to reset to
occur. See Figure 11. If at any time during the response
to reset CS goes HIGH, the response to reset will be
aborted and the part will return to the standby state. The
response to reset is "mask programmable" only!
DEVICE OPERATION
There are two primary modes of operation for the
X76F640; Protected READ and protected WRITE.
Protected operations must be performed with one of four
8-byte passwords.
The basic method of communication for the device is
established by first enabling the device (CS LOW), gen-
erating a start condition, then transmitting a command,
followed by the correct password. All parts will be
shipped from the factory with all passwords equal to ‘0’.
The user must perform ACK Polling to determine the
validity of the password, before starting a data transfer
(see Acknowledge Polling.) Only after the correct pass-
word is accepted and a ACK polling has been performed,
can the data transfer occur.
To ensure the correct communication, RST must remain
LOW under all conditions except when running a
“Response to Reset sequence”.
Data is transferred in 8-bit segments, with each transfer
being followed by an ACK, generated by the receiving
device.
If the X76F640 is in a nonvolatile write cycle a “no ACK”
(SDA=High) response will be issued in response to load-
ing of the command byte. If a stop is issued prior to the
nonvolatile write cycle the write operation will be termi-
nated and the part will reset and enter into a standby
mode.
The basic sequence is illustrated in Figure 1.
PIN NAMES
PIN CONFIGURATION
After each transaction is completed, the X76F640 will
reset and enter into a standby mode. This will also be the
response if an unsuccessful attempt is made to access a
protected array.
Symbol
CS
SDA
SCL
RST
Vcc
Vss
NC
Description
Chip Select Input
Serial Data Input/Output
Serial Clock Input
Reset Input
Supply Voltage
Ground
No Connect
CS
SDA
V
CC
RST
SCL
NC
1
2
3
4
7
8
6
5
SOIC
V
CC
RST
SCL
V
SS
NC
SDA
Smart Card
CS
NC
7025 FM 02
NC
GND
7025 FM T01
相關(guān)PDF資料
PDF描述
X76F640X-2.7 Secure SerialFlash
X76F640YE Secure SerialFlash
X76F641AE-2.0 Secure SerialFlash
X76F641 Secure SerialFlash
X76F641A Secure SerialFlash
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X76F640WE 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:Secure SerialFlash
X76F640WE-2.7 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash
X76F640WEG 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash
X76F640WEG-2.7 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash
X76F640WG 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Secure Serial Flash