- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376440 > X40420S14IZ-B (INTERSIL CORP) Dual Voltage Monitor with Intergrated CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X40420S14IZ-B |
| 廠商： | INTERSIL CORP |
| 元件分類(lèi)： | 電源管理 |
| 英文描述： | Dual Voltage Monitor with Intergrated CPU Supervisor |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, SOIC-14 |
| 文件頁(yè)數(shù)： | 8/25頁(yè) |
| 文件大?。?/td> | 395K |
| 代理商： | X40420S14IZ-B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
8
May 25, 2006
Figure 6. V
TRIPX
Set/Reset Sequence (X = 1, 2)
WEL: Write Enable Latch (Volatile)
The WEL bit controls the access to the memory and to
the Register during a write operation. This bit is a vola-
tile latch that powers up in the LOW (disabled) state.
While the WEL bit is LOW, writes to any address,
including any control registers will be ignored (no
acknowledge will be issued after the Data Byte). The
WEL bit is set by writing a “1” to the WEL bit and
zeroes to the other bits of the control register.
Once set, WEL remains set until either it is reset to 0
(by writing a “0” to the WEL bit and zeroes to the other
bits of the control register) or until the part powers up
again. Writes to the WEL bit do not cause a high volt-
age write cycle, so the device is ready for the next
operation immediately after the stop condition.
V
TRIPX
Programming
Apply V
CC
and Voltage
> Desired V
TRIPX
to V
X
Decrease V
X
Actual V
TRIPX -
Desired V
TRIPX
DONE
Set Higher V
X
Sequence
Error < MDE
–
| Error | < | MDE |
YES
NO
Error > MDE
+
Desired
V
<
Present Value
Execute
No
YES
Execute
V
TRIPX
Reset Sequence
Set V
X
= desired V
TRIPX
New V
X
applied =
Old V
X
applied + | Error |
New V
X
applied =
Old V
X
applied - | Error |
Execute Reset V
TRIPX
Sequence
Output Switches
Note:
X = 1, 2
Let:
MDE = Maximum Desired Error
Vx = V
CC
, VxMON
MDE
+
Desired Value
MDE
–
Acceptable
Error Range
Error = Actual - Desired
X40420, X40421
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40420S14Z-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14Z-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420V14IZ-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420V14Z-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420V14Z-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40420S14IZ-BT1 | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.6V 3000UA 14SOIC - Tape and Reel |
| X40420S14Z-A | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.9V 3000UA 14SOIC - Rail/Tube |
| X40420S14Z-AT1 | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.9V 3000UA 14SOIC - Tape and Reel |
| X40420S14Z-B | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.6V 3000UA 14SOIC - Rail/Tube |
| X40420S14Z-BT1 | 制造商:Intersil Corporation 功能描述:PROCESSOR SUPERVISOR 4.6V/2.6V 3000UA 14SOIC - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。