- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376440 > X40237 (Intersil Corporation) Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP PDF資料下載
參數(shù)資料
| 型號(hào)： | X40237 |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
| 中文描述： | 三電壓監(jiān)測(cè)器，葡萄牙，2千比特EEPROM存儲(chǔ)器，以及單/雙副處長(zhǎng) |
| 文件頁數(shù)： | 23/36頁 |
| 文件大?。?/td> | 541K |
| 代理商： | X40237 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
23
FN8115.0
April 11, 2005
Setting a Higher V
TRIPx
Voltage (x = 1,2,3)
To set a V
TRIPx
threshold to a new voltage which is
higher than the present threshold, the user must apply
the desired V
TRIPx
threshold voltage to the correspond-
ing input pin (V
CC
, V2MON or V3MON). Then, a pro-
gramming voltage (Vp) must be applied to the WP pin
before a START condition is set up on SDA. Next, issue
on the SDA pin the Slave Address A0h, followed by the
Byte Address 01h for V
TRIP1
, 09h for V
TRIP2
, and 0Dh
for V
TRIP3
, and a 00h Data Byte in order to program
V
TRIPx
. The STOP bit following a valid write operation
initiates the programming sequence. Pin WP must then
be brought LOW to complete the operation (See Figure
23). The user does not have to set the WEL bit in the
CR register before performing this write sequence.
Setting a Lower V
TRIPx
Voltage (x = 1,2,3).
In order to set V
TRIPx
to a lower voltage than the
present value, then V
TRIPx
must first be “reset” accord-
ing to the procedure described below. Once V
TRIPx
has been “reset”, then V
TRIPx
can be set to the desired
voltage using the procedure described in “Setting a
Higher V
TRIPx
Voltage”.
Resetting the V
TRIPx
Voltage (x = 1,2,3).
To reset a V
TRIPx
voltage, apply the programming volt-
age (Vp) to the WP pin before a START condition is
set up on SDA. Next, issue on the SDA pin the Slave
Address A0h followed by the Byte Address 03h for
V
TRIP1
, 0Bh for V
TRIP2
, and 0Fh for V
TRIP3
, followed
by 00h for the Data Byte in order to reset V
TRIPx
. The
STOP bit following a valid write operation initiates the
programming sequence. Pin WP must then be brought
LOW to complete the operation (See Figure 23). The
user does not have to set the WEL bit in the CR regis-
ter before performing this write sequence.
After being reset, the value of V
TRIPx
becomes a nomi-
nal value of 1.7V.
V
TRIPx
Accuracy (x = 1,2,3).
The accuracy with which the V
TRIPx
thresholds are set,
can be controlled using the iterative process shown in
Figure 24.
If the desired threshold is less that the present thresh-
old voltage, then it must first be “reset” (See "Resetting
the V
TRIPx
Voltage (x = 1,2,3).").
The desired threshold voltage is then applied to the
appropriate input pin (V
CC
, V2MON or V3MON) and
the procedure described in Section “Setting a Higher
V
TRIPx
Voltage“ must be followed.
Once the desired V
TRIPx
threshold has been set, the
error between the desired and (new) actual set thresh-
old can be determined. This is achieved by applying
V
CC
to the device, and then applying a test voltage
higher than the desired threshold voltage, to the input
pin of the voltage monitor circuit whose V
TRIPx
was
programmed. For example, if V
TRIP2
was set to a
desired level of 3.0 V, then a test voltage of 3.4 V may
be applied to the voltage monitor input pin V2MON. In
the case of setting of V
TRIP1
then only V
CC
need be
applied. In all cases, care should be taken not to
exceed the maximum input voltage limits.
After applying the test voltage to the voltage monitor
input pin, the test voltage can be decreased (either in
discrete steps, or continuously) until the output of the
voltage monitor circuit changes state. At this point, the
error between the actual/measured, and desired
threshold levels is calculated.
SDA
A0h
0
1
2 3
4
5 6
7
SCL
0
1
2 3
4
5 6
7
WP
V
P
0
1
2 3
4
5 6
7
Figure 23. Resetting the V
TRIPx
Level
03h
Resets
VTRIP1
0Bh
Resets
VTRIP2
0Fh
Resets
VTRIP3
Data Byte
00h
S
T
A
R
T
All others Reserved.
X40231, X40233, X40235, X40237, X40239
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40239 | Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
| X40420V14IZ-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14IZ-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14IZ-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14Z-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40237S16I-A | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40237S16I-AT1 | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40237S16I-B | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40237S16I-BT1 | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40239 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。