參數(shù)資料
型號(hào): X40020S14Z-B
廠商: INTERSIL CORP
元件分類: 電源管理
英文描述: Dual Voltage Monitor with Intergrated CPU Supervisor
中文描述: 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14
封裝: 0.150 INCH, ROHS COMPLIANT, SOIC-14
文件頁(yè)數(shù): 13/24頁(yè)
文件大?。?/td> 360K
代理商: X40020S14Z-B
13
FN8112.1
May 17, 2006
Read Operation
Prior to issuing the Slave Address Byte with the R/W bit
set to one, the master must first perform a “dummy” write
operation. The master issues the start condition and the
Slave Address Byte, receives an acknowledge, then
issues the Word Address Bytes. After acknowledging
receipts of the Word Address Bytes, the master immedi-
ately issues another start condition and the Slave
Address Byte with the R/W bit set to one. This is followed
by an acknowledge from the device and then by the eight
bit word. The master terminates the read operation by
not responding with an acknowledge and then issuing a
stop condition. See Figure 12 for the address, acknowl-
edge, and data transfer sequence.
SERIAL DEVICE ADDRESSING
Memory Address Map
CR, Control Register, CR7: CR0
Address: 1FF
hex
FDR, Fault DetectionRegister, FDR7: FDR0
Address: 0FF
hex
Slave Address Byte
Following a start condition, the master must output a
Slave Address Byte. This byte consists of several parts:
– a device type identifier that is always “1011” when
accessing the control register and fault detection
register.
– two bits of “0”.
– one bit that becomes the MSB of the memory
address X
4
.
– last bit of the slave command byte is a R/W bit. The
R/W bit of the Slave Address Byte defines the oper-
ation to be performed. When the R/W bit is a one,
then a read operation is selected. A zero selects a
write operation. See Figure 13.
Figure 12. Read Sequence
0
Slave
Address
Byte
Address
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
1
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
1 0 1
0 0
1
1 1 1 1 1 1 1 1
X40020, 40021
相關(guān)PDF資料
PDF描述
X40020V14IZ-A Dual Voltage Monitor with Intergrated CPU Supervisor
X40020V14IZ-B Dual Voltage Monitor with Intergrated CPU Supervisor
X40020V14Z-A Dual Voltage Monitor with Intergrated CPU Supervisor
X40020V14Z-B Dual Voltage Monitor with Intergrated CPU Supervisor
X40021S14-A Dual Voltage Monitor with Intergrated CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X40020S14Z-BT1 功能描述:IC VOLTAGE MONITOR DUAL 14-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開(kāi)路漏極或開(kāi)路集電極 復(fù)位:低有效 復(fù)位超時(shí):最小為 600 ms 電壓 - 閥值:3.8V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:帶卷 (TR)
X40020V14-A 功能描述:IC VOLTAGE MONITOR DUAL 14-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40020V14-AT1 功能描述:IC VOLTAGE MONITOR DUAL 14-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40020V14-B 功能描述:IC VOLTAGE MONITOR DUAL 14-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件
X40020V14-BT1 功能描述:IC VOLTAGE MONITOR DUAL 14-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件