參數(shù)資料
型號: X24165VM-2.7
英文描述: Advanced 2-Wire Serial E2PROM with Block Lock Protection
中文描述: 先進的2線串行E2PROM區(qū)塊可鎖定的保護
文件頁數(shù): 5/17頁
文件大小: 79K
代理商: X24165VM-2.7
X24165
5
Figure 5. Byte Write
BUS ACTIVITY:
MASTER
SDA LINE
BUS ACTIVITY:
X24165
S
T
A
R
T
SLAVE
ADDRESS
S
S
T
O
P
P
A
C
K
A
C
K
A
C
K
WORD
ADDRESS
DATA
6551 ILL F08
DEVICE ADDRESSING
Following a start condition the master must output the
address of the slave it is accessing (see Figure 4). The
next three bits are the device select bits. A system
could have up to eight X24165’s on the bus. The eight
addresses are defined by the state of the S
S
2
inputs. S
1
of the slave address must be the inverse
of the S
1
input pin.
0
, S
1
and
Figure 4. Slave Address
The next three bits of the slave address are an exten-
sion of the array’s address and are concatenated with
the eight bits of address in the word address field,
providing direct access to the whole 2048 x 8 array.
6551 ILL F07.2
1
A9
A8
R/W
DEVICE
SELECT
S2
S1
HIGH ORDER
WORD
ADDRESS
S0
A10
DEVICE
TYPE
IDENTIFIER
The last bit of the slave address defines the operation to
be performed. When set HIGH a read operation is
selected, when set LOW a write operation is selected.
Following the start condition, the X24165 monitors the
SDA bus comparing the slave address being transmitted
with its slave address device type identifier. Upon a
correct compare the X24165 outputs an acknowledge on
the SDA line. Depending on the state of the R/W bit, the
X24165 will execute a read or write operation.
WRITE OPERATIONS
Byte Write
For a write operation, the X24165 requires a second ad-
dress field. This address field is the word address, com-
prised of eight bits, providing access to any one of 2048
words in the array. Upon receipt of the word address, the
X24165 responds with an acknowledge and awaits the
next eight bits of data, again responding with an acknowl-
edge. The master then terminates the transfer by gener-
ating a stop condition, at which time the X24165 begins
the internal write cycle to the nonvolatile memory. While
the internal write cycle is in progress the X24165 inputs
are disabled, and the device will not respond to any re-
quests from the master. Refer to Figure 5 for the address,
acknowledge and data transfer sequence.
相關(guān)PDF資料
PDF描述
X24165S-2.7 Advanced 2-Wire Serial E2PROM with Block Lock Protection
X24165P Linear Voltage Regulator IC; Output Current Max:2A; Dropout Voltage, Vdo:300mV; Supply Voltage Max:5.5V; Package/Case:8-SOIC (EDP); Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-40 C
X24165P-2.7 IC LDO REG 3A 5.5V W/ENBL 8-SOIC
X24165PI Hot Swap Controller IC; Hot Swap Controller Type:Negative Voltage; Controlled Voltage Min:-10V; Controlled Voltage Max:-80V; Number of Controlled Voltages:1; Package/Case:8-SOIC; Power Good Output:Active High
X24165PM Hot Swap Controller IC; Hot Swap Controller Type:Negative Voltage; Controlled Voltage Min:-10V; Controlled Voltage Max:-80V; Number of Controlled Voltages:1; Package/Case:8-SOIC; Power Good Output:Active High
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X24165VMG 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Advanced 2-Wire Serial E2PROM with Block LockTM Protection
X24165VMG-2.7 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:Advanced 2-Wire Serial E2PROM with Block LockTM Protection
X241-883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:X200 SERIES (CMOS) STANDARD SPECFITIONS
X241-SERIES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC
X241TO-100 制造商:DigitHead Inc 功能描述:100 RJ45, Crossover Cat 5e