- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245669 > WV3HG128M72AER403AD6MG (WHITE ELECTRONIC DESIGNS CORP) 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 PDF資料下載
參數(shù)資料
| 型號： | WV3HG128M72AER403AD6MG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.6 ns, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 157K |
| 代理商： | WV3HG128M72AER403AD6MG |
WV3HG128M72AER-AD6
ADVANCED
8
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
October 2006
Rev. 2
DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATIONS
VCC = +1.8V ± 0.1V
AC CHARACTERISTICS
534
403
PARAMETER
SYMBOL
MIN
MAX
MIN
MAX
UNIT
Clock
Clock cycle time
CL = 4
tCK (4)
3,750
8,000
5,000
8,000
ps
CL = 3
tCK (3)
5,000
8,000
5,000
8,000
ps
CK high-level width
tCH
0.45
0.55
0.45
0.55
tCK
CK low-level width
tCL
0.45
0.55
0.45
0.55
tCK
Half clock period
tHP
MIN (tCH, tCL)
MIN (tCH, tCL)ps
Clock jitter
tJIT
-125
125
-125
125
ps
Data
DQ output access time from CK/CK#
tAC
-500
+500
-600
+600
ps
Data-out high-impedance window from CK/CK#
tHZ
tAC MAX
ps
Data-out low-impedance window from CK/CK#
tLZ
tAC MIN
tAC MAX
tAC MIN
tAC MAX
ps
DQ and DM input setup time relative to DQS
tDS
100
150
ps
DQ and DM input hold time relative to DQS
tDH
225
275
ps
A DQ and DM input pulse width (for each input)
tDIPW
0.35
tCK
Data hold skew factor
tQHS
400
450
ps
DQ…DQS hold, DQS to rst DQ to go nonvalid, per access
tQH
tHP - tQHS
ps
Data valid output window (DVW)
tDVW
tQH - tDQSQ
ns
Data
Strobe
DQS input high pulse width
tDQSH
0.35
tCK
DQS input low pulse width
tDQSL
0.35
tCK
DQS output access time from CK/CK#
tDQSCK
-450
+450
-500
+500
ps
DQS falling edge to CK rising … setup time
tDSS
0.2
tCK
DQS falling edge from CK rising … hold time
tDSH
0.2
tCK
DQS…DQ skew, DQS to last DQ valid, per group,
per access
tDQSQ
300
350
ps
DQS read preamble
tRPRE
0.9
1.1
0.9
1.1
tCK
DQS read postamble
tRPST
0.4
0.6
0.4
0.6
tCK
DQS write preamble setup time
tWPRES
00
ps
DQS write preamble
tWPRE
0.35
tCK
DQS write postamble
tWPST
0.4
0.6
0.4
0.6
tCK
Write command to rst DQS latching transition
tDQSS
WL - 0.25
WL + 0.25
WL - 0.25
WL + 0.25
tCK
Continued on next page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WV3HG64M72EEU806PD4MG | 64M X 72 DDR DRAM MODULE, ZMA200 |
| WS512K32-70G2C | 2M X 8 MULTI DEVICE SRAM MODULE, 70 ns, CQFP68 |
| WE512K8-200CI | 512K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| WMS512K8B-15FIEA | 512K X 8 STANDARD SRAM, 15 ns, CDFP36 |
| WMS512K8B-15DECEA | 512K X 8 STANDARD SRAM, 15 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WV3HG128M72AER403AD6SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR2 SDRAM RDIMM, VLP |
| WV3HG128M72AER403D6MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR2 SDRAM REGISTERED, w/PLL |
| WV3HG128M72AER403D6SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR2 SDRAM REGISTERED, w/PLL |
| WV3HG128M72AER534AD6EG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR2 SDRAM RDIMM, VLP |
| WV3HG128M72AER534AD6IEG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR2 SDRAM RDIMM, VLP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。