- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245660 > WMS512K8L-20CQA (MICROSEMI CORP-PMG MICROELECTRONICS) 512K X 8 STANDARD SRAM, 20 ns, CDIP32 PDF資料下載
參數(shù)資料
| 型號： | WMS512K8L-20CQA |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 20 ns, CDIP32 |
| 封裝： | 0.600 INCH, SINGLE CAVITY, SIDE BRAZED, CERAMIC, DIP-32 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大小： | 279K |
| 代理商： | WMS512K8L-20CQA |
4
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WMS512K8-XXX
September 2007
Rev. 11
White Electronic Designs Corp. reserves the right to change products or specications without notice.
TIMING WAVEFORM - READ CYCLE
WRITE CYCLE - WE# CONTROLLED
WRITE CYCLE - CS# CONTROLLED
ADDRESS
DATA I/O
READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH)
tAA
tOH
tRC
DATA VALID
PREVIOUS DATA VALID
ADDRESS
DATA I/O
CS#
OE#
tRC
tAA
tACS
tCLZ
tCHZ
tOE
tOLZ
tOHZ
HIGH IMPEDANCE
DATA VALID
READ CYCLE 2 (WE# = VIH)
ADDRESS
DATA I/O
WRITE CYCLE 1, WE# CONTROLLED
tAW
tCW
tAH
tWP
tDW
tWHZ
tAS
tOW
tDH
tWC
DATA VALID
CS#
WE#
ADDRESS
DATA I/O
WRITE CYCLE 2, CS# CONTROLLED
tAW
tAS
tCW
tAH
tWP
tDH
tDW
tWC
CS#
WE#
DATA VALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS512K8L-25DEI | 512K X 8 STANDARD SRAM, 25 ns, CDSO32 |
| WMS512K8L-55FIA | 512K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| WS512K32-120G4TIEA | 2M X 8 MULTI DEVICE SRAM MODULE, 120 ns, CQMA68 |
| W1D64M72R8A-3.75AE-PA2 | 64M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 |
| W1D64M72R8A-3.75AE-PB | 64M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WMS512K8L-20DEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-20DECA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-20DEI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-20DEIA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
| WMS512K8L-20DEM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512Kx8 MONOLITHIC SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。