
WB1356
3
Pin Definitions
Pin Name
Pin
No.
Pin
Type
Pin Description
VCC11
P
Power Supply Connection for PLL1 and PLL2: When power is removed from both
the VCC1 and VCC2 pins, all latched data is lost.
VP12
P
PLL1 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with
tuning voltages higher than the VCC of PLL1.
DOPLL1
3
O
PLL1 Charge Pump Output: The phase detector gain is IP/2π. Sense polarity can
be reversed by setting the FC bit in software (via the Shift Register).
GND
4
G
Analog and Digital Ground Connection: This pin must be grounded.
FIN15
I
Input to PLL1 Prescaler: Maximum frequency 2.0 GHz.
FIN1#
6
I
Complementary Input to PLL1 Prescaler: A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
GND
7
G
Analog and Digital Ground Connection: This pin must be grounded.
OSC_IN
8
I
Oscillator Input: This input has a VCC/2 threshold and CMOS logic level sensitivity.
OSC_OUT
9
O
Oscillator Output
FO/LD
10
O
Lock Detect Pin: This output is HIGH when the loop is locked. It is multiplexed to the
output of the programmable counters or reference dividers in the test program mode.
(Refer to Table 3 for configuration.)
CLOCK
11
I
Data Clock Input: On the rising edge, one bit of data is loaded into the Shift Register.
DATA
12
I
Serial Data Input
LE
13
I
Load Enable: On the rising edge of this signal, the data stored in the Shift Register
is latched into the counters and configuration controls, PLL1 or PLL2 depending on
the control bit states.
GND
14
G
Analog and Digital Ground Connection: This pin must be grounded.
FIN2#
15
I
Complementary Input to PLL2 Prescaler: A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
FIN216
I
Input to PLL2 Prescaler: Maximum frequency 1.1 GHz.
GND
17
G
Analog and Digital Ground Connections: This pin must be grounded.
DOPLL2
18
O
PLL2 Charge Pump Output: The phase detector gain is IP/2π. Sense polarity can
be reversed by setting the FC bit in software (via the Shift Register).
VP219
P
PLL2 Charge Pump Rail Voltage: This voltage accommodates VCO circuits with
tuning voltages higher than the VCC of PLL2.
VCC220
P
Power Supply Connections for PLL1 and PLL2: When power is removed from both
the VCC1 and VCC2 pins, all latched data is lost.
Powered by ICminer.com Electronic-Library Service CopyRight 2003