
11
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W78M64VP-XSBX
November 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 10
White Electronic Designs Corp. reserves the right to change products or specications without notice.
HARDWARE RESET
The RESET# input provides a hardware method of resetting
the device to reading array data. When RESET# is driven
low for at least a period of tRP (RESET# Pulse Width), the
device immediately terminates any operation in progress,
tristates all outputs, resets the conguration register, and
ignores all read/write commands for the duration of the
RESET# pulse. The device also resets the internal state
machine to reading array data.
To ensure data integrity Program/Erase operations that were
interrupted should be reinitiated once the device is ready to
accept another command sequence.
When RESET# is held at VSS, the device draws VCC reset
current (ICC5). If RESET# is held at VIL, but not at VSS, the
standby current is greater. RESET# may be tied to the
system reset circuitry which enables the system to read the
boot-up rmware from the Flash memory upon a system
reset.
SOFTWARE RESET
Software reset is part of the command set (see Table 12.1
on page 69) that also returns the device to arrayread mode
and must be used for the following conditions:
1. to exit Autoselect mode
2. when DQ5 goes high during write status operation that
indicates program or erase cycle was not successfully
completed
3. exit sector lock/unlock operation.
4. to return to erase-suspend-read mode if the device was
previously in Erase Suspend mode.
5. after any aborted operations
The following are additional points to consider when using
the reset command:
This command resets the sectors to the read and
address bits are ignored.
Reset commands are ignored during program and
erase operations.
The reset command may be written between the
cycles in a program command sequence before
programming begins (prior to the third cycle). This
resets the sector to which the system was writing to
the read mode.
If the program command sequence is written to a
sector that is in the Erase Suspend mode, writing
the reset command returns that sector to the erase-
suspend-read mode.
The reset command may be written during an
Autoselect command sequence.
If a sector has entered the Autoselect mode while
in the Erase Suspend mode, writing the reset
command returns that sector to the erase-suspend-
read mode.
If DQ1 goes high during a Write Buffer Programming
operation, the system must write the “Write to Buffer
abort Reset” command sequence to RESET the
device to reading array data. The standard RESET
command does not work during this condition.
To exit the unlock bypass mode, the system must
issue a two-cycle unlock bypass reset command
sequence [see Command Denitions for details].
ADVANCED SECTOR PROTECTION/
UNPROTECTION
The Advanced Sector Protection/Unprotection feature
disables or enables programming or erase operations in any
or all sectors and can be implemented through software and/
or hardware methods, which are independent of each other.
This section describes the various methods of protecting
data stored in the memory array. An overview of these
methods in shown in FIG: 8.
LOCK REGISTER
As shipped from the factory, all devices default to the
persistent mode when power is applied, and all sectors
are unprotected. The device programmer or host system
must then choose which sector protection method to use.
Programming (setting to “0”) any one of the following two
one-time programmable, non-volatile bits locks the part
permanently in that mode:
Lock Register Persistent Protection Mode Lock Bit
(DQ1)
Lock Register Password Protection Mode Lock Bit
(DQ2)