- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245674 > W3HG64M72EEU806PD4IGG (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM MODULE, DMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3HG64M72EEU806PD4IGG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM MODULE, DMA200 |
| 封裝： | ROHS COMPLIANT, SO-CDIMM-200 |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大小： | 149K |
| 代理商： | W3HG64M72EEU806PD4IGG |
W3HG64M72EEU-PD4
May 2007
Rev. 1
ADVANCED
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only
VCC = +1.8V ± 0.1V
Symbol Proposed Conditions
806
665
534
403
Units
ICC0*
Operating one bank active-precharge current;
tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRASmin(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
634
585
549
mA
ICC1*
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRASmin(ICC), tRCD
= tRCD(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data pattern is same as ICC4W
TBD
765
675
630
mA
ICC2P*
Precharge power-down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data
bus inputs are FLOATING
TBD
63
mA
ICC2Q**
Precharge quiet standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
TBD
360
315
288
mA
ICC2N**
Precharge standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
TBD
405
342
306
mA
ICC3P**
Active power-down current;
All banks open; tCK = tCK(ICC); CKE is LOW; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0
TBD
297
252
206
mA
Slow PDN Exit MRS(12) = 1
TBD
81
mA
ICC3N**
Active standby current;
All banks open; tCK = tCK(ICC), tRAS = tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
450
387
351
mA
ICC4W*
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS =
tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,170
990
855
mA
ICC4R*
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS
= tRASmax(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus
inputs are SWITCHING; Data pattern is same as ICC4W
TBD
1,170
990
855
mA
ICC5B**
Burst auto refresh current;
tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
TBD
1,250
1,170
1,125
mA
ICC6**
Self refresh current;
CK and CK\ at 0V; CKE 0.2V; Other control and address bus
inputs are FLOATING; Data bus inputs are FLOATING
Normal
TBD
63
mA
ICC7*
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = tRCD(ICC)-1*tCK(ICC); tCK =
tCK(ICC), tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.
TBD
1,368
1,305
1,269
mA
Note: ICC specication is based on
QIMONDA components. Other DRAM Manufacturers specication may be different.
*: Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CKE LOW) mode.
**: Value calculated reects all module ranks in this operating condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG7262S265D3 | DDR DRAM MODULE, DMA184 |
| W7NCF08GH10CS3JM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10CSA8HM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10IS2DM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10IS6BM1G | FLASH 3.3V PROM MODULE, XMA50 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3J128M72G-1066PBI | 制造商:Microsemi Corporation 功能描述:DRAM MODULE DDR3 SDRAM 9G-BIT - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3J128M72G-800PBI | 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3J512M72G-1333PBI | 制造商:Microsemi Corporation 功能描述:512MX72 DDR3, 1333MHZ, I-TEMP OPERATING RANGE - Bulk |
| W3J512M72G-800PBI | 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3KCM44 | 制造商:BLACK BOX 功能描述:ALL LOADS WIRE & CABLE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。