- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄140404 > W3H64M72E-533SBCF (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, PBGA208 PDF資料下載
參數(shù)資料
| 型號： | W3H64M72E-533SBCF |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, PBGA208 |
| 封裝： | 16 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-208 |
| 文件頁數(shù)： | 1/32頁 |
| 文件大?。?/td> | 944K |
| 代理商： | W3H64M72E-533SBCF |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
White Electronic Designs
White Electronic Designs Corp. reserves the right to change products or specications without notice.
W3H64M72E-XSBX
W3H64M72E-XSBXF
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
FEATURES
Data rate = 667, 533, 400 Mb/s
Package:
208 Plastic Ball Grid Array (PBGA), 16 x 22mm
1.0mm pitch
Single Supply Voltage = 1.8V
Differential data strobe (DQS, DQS#) per byte
Internal, pipelined, double data rate architecture
4-bit prefetch architecture
DLL for alignment of DQ and DQS transitions with
clock signal
Eight internal banks for concurrent operation
(Per DDR2 SDRAM Die)
Programmable Burst lengths: 4 or 8
Auto Refresh and Self Refresh Modes
On Die Termination (ODT)
Adjustable data – output drive strength
Programmable CAS latency: 3, 4 or 5
Posted CAS additive latency: 0, 1, 2, 3 or 4
Write latency = Read latency - 1* tCK
Commercial, Industrial and Military Temperature
Ranges
Organized as 64M x 72
Weight: W3H64M72E-XSBX - 2.5 grams typical
BENEFITS
30% Space saving vs. FBGA
Reduced part count
50% I/O reduction vs FBGA
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Upgradable to 128M x 72 density (contact factory
for information)
Lead free - available (Pb free - component and
material are lead free in accordance with IPC-1752)
* This product is subject to change without notice.
Area
5 x 100mm2 = 500mm2
352mm2
30%
5 x 84 balls = 420 balls
208 Balls
50%
S
A
V
I
N
G
S
I/O
Count
W3H64M72E-XSBX
CSP Approach (mm)
84
FBGA
12.5
8
22
16
84
FBGA
12.5
84
FBGA
12.5
84
FBGA
12.5
84
FBGA
12.5
FIGURE 1 – DENSITY COMPARISONS
White Electronic Designs
W3H64M72E-XSBX
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS512K32-100G2M | 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, CQFP68 |
| WS512K32-20G4Q | 2M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68 |
| WMS512K8V-15FEC | 512K X 8 STANDARD SRAM, 15 ns, CDFP32 |
| WS128K32N-120H1M | 128K X 32 MULTI DEVICE SRAM MODULE, 120 ns, CPGA66 |
| WS1M8V-17CC | 1M X 8 STANDARD SRAM, 17 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3H64M72E-533SBI | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3H64M72E-533SBM | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 533MHZ, 208PBGA MIL-TEMP. - Bulk |
| W3H64M72E-667ES | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-667ESC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
| W3H64M72E-667ESI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。