- 您現(xiàn)在的位置：買賣IC網 > PDF目錄245674 > W3EG7262S265D3 (WHITE ELECTRONIC DESIGNS CORP) DDR DRAM MODULE, DMA184 PDF資料下載
參數資料
| 型號： | W3EG7262S265D3 |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM MODULE, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數： | 9/12頁 |
| 文件大小： | 279K |
| 代理商： | W3EG7262S265D3 |
W3EG7262S-D3
-JD3
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
May 2005
Rev. 3
PRELIMINARY
IDD1 : OPERATING CURRENT : ONE BANK
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Only one bank is accessed with tRC (min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. IOUT = 0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRCD=2*tCK, tRAS=5*tCK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL=2,
BL=4, tRCD=3*tCK, tRC=9*tCK, tRAS=5*tCK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
IDD7A : OPERATING CURRENT : FOUR BANKS
1.
Typical Case : VCC=2.5V, T=25°C
2.
Worst Case : VCC=2.7V, T=10°C
3.
Four banks are being interleaved with tRC (min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. Iout=0mA
4.
Timing Patterns :
DDR200 (100 MHz, CL=2) : tCK=10ns, CL2,
BL=4, tRRD=2*tCK, tRCD=3*tCK, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
- repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL=2.5) : tCK=7.5ns,
CL=2.5, BL=4, tRRD=3*tCK, tRCD=3*tCK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL=2) : tCK=7.5ns, CL2=2,
BL=4, tRRD=2*tCK, tRCD=2*tCK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7A
Legend:
A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相關PDF資料 |
PDF描述 |
|---|---|
| W7NCF08GH10CS3JM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10CSA8HM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10IS2DM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10IS6BM1G | FLASH 3.3V PROM MODULE, XMA50 |
| W7NCF08GH10ISA8BM1G | FLASH 3.3V PROM MODULE, XMA50 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3EG7262S265JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2X32Mx72 DDR SDRAM UNBUFFERED |
| W3EG7262S-D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2X32Mx72 DDR SDRAM UNBUFFERED |
| W3EG7262S-JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2X32Mx72 DDR SDRAM UNBUFFERED |
| W3EG7263S202AJD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG7263S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB- 64Mx72 DDR SDRAM REGISTERED w/PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。