- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245693 > W3EG72128S335AD4-MG (WHITE ELECTRONIC DESIGNS CORP) 128M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG72128S335AD4-MG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 128M X 72 DDR DRAM MODULE, 0.7 ns, DMA200 |
| 封裝： | ROHS COMPLIANT, SO-DIMM-200 |
| 文件頁(yè)數(shù)： | 10/14頁(yè) |
| 文件大?。?/td> | 197K |
| 代理商： | W3EG72128S335AD4-MG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
5
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
W3EG72128S-AD4
-BD4
August 2005
Rev. 3
PRELIMINARY
IDD SPECIFICATIONS AND TEST CONDITIONS
Recommended operating conditions, 0°C
≤ TA ≤ 70°C, VCCQ = 2.5V ± 0.2V, VCC = 2.5V ± 0.2V
Parameter
Symbol Conditions
DDR333@CL=2.5
Max
DDR266@CL=2
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active - Precharge;
tRC=tRC(MIN); tCK=tCK(MIN); DQ,DM
and DQS inputs changing once per
clock cycle; Address and control
inputs changing once every two
cycles.
2620
mA
Operating Current
IDD1
One device bank; Active-Read-
Precharge; Burst = 2; tRC=tRC(MIN)
;tCK=tCK(MIN); Iout = 0mA; Address
and control inputs changing once per
clock cycle.
2890
mA
Precharge Power-
Down Standby Current
IDD2P
All device banks idle; Power- down
mode; tCK=tCK(MIN); CKE=(low)
90
mA
Idle Standby Current
IDD2F
CS# = High; All device banks idle;
tCK=tCK(MIN); CKE = high; Address
and other control inputs changing
once per clock cycle. Vin = Vref for
DQ, DQS and DM.
1085
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-down
mode; tCK(MIN); CKE=(low)
630
mA
Active Standby Current
IDD3N
CS# = High; CKE = High; One
device bank; Active-Precharge;
tRC=tRAS(MAX); tCK=tCK(MIN); DQ,
DM and DQS inputs changing twice
per clock cycle; Address and other
control inputs changing once per
clock cycle.
1175
mA
Operating Current
IDD4R
Burst = 2; Reads; Continous burst;
One device bank active;Address
and control inputs changing once
per clock cycle; tCK=tCK(MIN); Iout
= 0mA.
2935
mA
Operating Current
IDD4W
Burst = 2; Writes; Continous burst;
One device bank active; Address
and control inputs changing once per
clock cycle; tCK=tCK(MIN); DQ,DM
and DQS inputs changing twice per
clock cycle.
3025
2845
mA
Auto Refresh Current
IDD5
tRC=tRC(MIN)
4060
mA
Self Refresh Current
IDD6
CKE
≤ 0.2V
360
365
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4)
with auto precharge with tRC=tRC
(MIN); tCK=tCK(MIN); Address and
control inputs change only during
Active Read or Write commands.
5095
5050
mA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG7232S265AD4IM | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA200 |
| W3EG7262S265D3S | 64M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W7NCF01GH21IS8DG | 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| W7NCF01GH21ISAAG | 64M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC |
| WED3DG6316V10D2I | 16M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG72128S335AD4-XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG72128S335BD4-XG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL |
| W3EG72128S335D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM UNBUFFERED |
| W3EG72128S335JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM UNBUFFERED |
| W3EG72128S403D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM UNBUFFERED |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。