
W3DG7266V-D2
PRELIMINARY*
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
May 2005
Rev. 3
White Electronic Designs Corp. reserves the right to change products or speci
fi
cations without notice.
512MB – 64Mx72 SDRAM, REGISTER and SPD, w/PLL
DESCRIPTION
The W3DG7266V is a 64Mx72 synchronous DRAM
module which consists of nine 64Mx8 SDRAM components
in TSOP II package, two 18 bit Drive ICs for input control
signal and one 2Kb EEPROM in an 8 pin TSSOP package
for Serial Presence Detect which are mounted on a 168
pin DIMM mul i ay er FR4 Substrate.
* This product is under development, is not quali
fi
ed or characterized and is subject to
change without notice.
NOTE: Consult factory for availability of:
Lead-Free Products
Vendor source control options
Industrial temperature option
FEATURES
Burst Mode Operation
Auto and Self Refresh capability
LVTTL compatible inputs and outputs
Serial Presence Detect with EEPROM
Fully synchronous: All signals are registered on the positive
edge of the system clock
Programmable Burst Lengths: 1, 2, 4, 8 or Full Page
3.3V
±
0.3V Power Supply
168 Pin DIMM JEDEC
PCB: 30.49mm (1.20”) MAX
PIN NAMES
Address Input (Multiplexed)
Select Bank
Data Input/Output
Check Bit (Data-In/Data-Out)
Clock Input
Clock Enable Input
Chip Select Input
Row Address Strobe
Column Address Strobe
Write Enable
DQM
Power Supply (3.3V)
Ground
Power Supply for Reference
Register Enable
Serial Data I/O
Serial Clock
Address in EEPROM
Do Not Use
No Connect
A0 – A12
BA0-1
DQ0-63
CB0-7
CK0
CKE0
CS0#, CS2#
RAS#
CAS#
WE#
DQM0-7
V
CC
V
SS
*V
REF
REGE
SDA
SCL
SA0-2
DNU
NC
* These pins are not used in this module.
** These pins should be NC in the system which does
not support SPD.
PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)
FRONT
PIN
BACK
PIN
FRONT
V
SS
29
DQM1
57
DQ18
DQ0
30
CS0#
58
DQ19
DQ1
31
DNU
59
V
CC
DQ2
32
V
SS
60
DQ20
DQ3
33
A0
61
NC
V
CC
34
A2
62
*V
REF
DQ4
35
A4
63
*CKE1
DQ5
36
A6
64
V
SS
DQ6
37
A8
65
DQ21
DQ7
38
A10/AP
66
DQ22
DQ8
39
BA1
67
DQ23
V
SS
40
V
CC
68
V
SS
DQ9
41
V
CC
69
DQ24
DQ10
42
CK0
70
DQ25
DQ11
43
V
SS
71
DQ26
DQ12
44
DNU
72
DQ27
DQ13
45
CS2#
73
V
CC
V
CC
46
DQM2
74
DQ28
DQ14
47
DQM3
75
DQ29
DQ15
48
DNU
76
DQ30
CB0
49
V
CC
77
DQ31
CB1
50
NC
78
V
SS
V
SS
51
NC
79
*CK2
NC
52
CB2
80
NC
NC
53
CB3
81
NC
V
CC
54
V
SS
82
**SDA
WE#
55
DQ16
83
**SCL
DQM0
56
DQ17
84
V
CC
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
PIN
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
BACK
V
SS
DQ32
DQ33
DQ34
DQ35
V
CC
DQ36
DQ37
DQ38
DQ39
DQ40
V
SS
DQ41
DQ42
DQ43
DQ44
DQ45
V
CC
DQ46
DQ47
CB4
CB5
V
SS
NC
NC
V
CC
CAS#
DQM4
PIN
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
BACK
DQM5
*CS1#
RAS#
V
SS
A1
A3
A5
A7
A9
BA0
A11
V
CC
*CK1
A12
V
SS
CKE0
*CS3#
DQM6
DQM7
*A13
V
CC
NC
NC
CB6
CB7
V
SS
DQ48
DQ49
PIN
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
BACK
DQ50
DQ51
V
CC
DQ52
NC
*V
REF
REGE
V
SS
DQ53
DQ54
DQ55
V
SS
DQ56
DQ57
DQ58
DQ59
V
CC
DQ60
DQ61
DQ62
DQ63
V
SS
*CK3
NC
**SA0
**SA1
*SA2
V
CC