- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363874 > W256 (CYPRESS SEMICONDUCTOR CORP) 12 Output Buffer for 2 DDR and 3 SRAM DIMMS PDF資料下載
參數(shù)資料
| 型號(hào)： | W256 |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 12 Output Buffer for 2 DDR and 3 SRAM DIMMS |
| 中文描述： | LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| 封裝： | 0.209 INCH, SSOP-28 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 176K |
| 代理商： | W256 |
12 Output Buffer for 2 DDR and 3 SRAM DIMMS
W256
Cypress Semiconductor Corporation
Document #: 38-07256 Rev. *C
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised August 30, 2004
Features
One input to 12 output buffer/drivers
Supports up to 2 DDR DIMMs or 3 SDRAM DIMMS
One additional output for feedback
SMBus interface for individual output control
Low skew outputs (< 100 ps)
Supports 266 MHz and 333 MHz DDR SDRAM
Dedicated pin for power management support
Space-saving 28-pin SSOP package
Functional Description
The W256 is a 3.3V/2.5V buffer designed to distribute
high-speed clocks in PC applications. The part has 12 outputs.
Designers can configure these outputs to support 3 unbuffered
standard SDRAM DIMMs and 2 DDR DIMMs. The W256 can
be used in conjunction with the W250-02 or similar clock
synthesizer for the VIA Pro 266 chipset.
The W256 also includes an SMBus interface which can enable
or disable each output clock. On power-up, all output clocks
are enabled (internal pull-up).
Note:
1. Internal 100K pull-up resistors present on inputs marked with *. Design should not rely solely on internal pull-up resistor to set I/O pins HIGH.
Block Diagram
SMBus
Decoding
&
Powerdown
Control
BUF_IN
SDATA
SCLOCK
DDR0T_SDRAM0
DDR0C_SDRAM1
DDR1T_SDRAM2
DDR1C_SDRAM3
SSOP
Top View
Pin Configuration
[1]
DDR2T_SDRAM4
DDR2C_SDRAM5
DDR3T_SDRAM6
DDR3C_SDRAM7
DDR4T_SDRAM8
PWR_DWN#
DDR4C_SDRAM9
DDR5T_SDRAM10
DDR5C_SDRAM11
FBOUT
SEL_DDR
FBOUT
*PWR_DWN#
DDR0T_SDRAM0
DDR0C_SDRAM1
VDD3.3_2.5
GND
DDR1T_SDRAM2
DDR1C_SDRAM3
VDD3.3_2.5
BUF_IN
GND
DDR2T_SDRAM4
DDR2C_SDRAM5
VDD3.3_2.5
SEL_DDR*
DDR5T_SDRAM10
DDR5C_SDRAM11
VDD3.3_2.5
GND
DDR4T_SDRAM8
DDR4C_SDRAM9
VDD3.3_2.5
GND
DDR3T_SDRAM6
DDR3C_SDRAM7
GND
SCLK
SDATA
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VDD3.5_2.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W256H | 12 Output Buffer for 2 DDR and 3 SRAM DIMMS |
| W256HT | 12 Output Buffer for 2 DDR and 3 SRAM DIMMS |
| W25P010A | 32K×32 Burst Pipeline High-Speed CMOS Static RAM(32K×32位同步脈沖式管高速CMOS靜態(tài)RAM) |
| W25P012A | 32K×32 Burst Pipeline High-Speed CMOS Static RAM(32K×32位同步脈沖管線高速CMOS靜態(tài)RAM) |
| W25P022A | 64K×32 Burst Pipeline High-Speed CMOS Static RAM(64K×32位同步脈沖管線高速CMOS靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W2563 | 制造商:Intel 功能描述:MBRD, DELL LA PAZ |
| W2563APCC | 制造商:Intel 功能描述:MBRD, DELL LA PAZ |
| W256E13 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:CV500 Supp. Software Op Manual DX CODE ZA |
| W256H | 功能描述:IC CLK BUFFER 1:12 180MHZ 28SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器，驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
| W256HT | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。