參數(shù)資料
型號(hào): W130
廠商: Cypress Semiconductor Corp.
英文描述: Spread Spectrum Desktop/Notebook System Clock
中文描述: 擴(kuò)頻桌面/筆記本系統(tǒng)時(shí)鐘
文件頁(yè)數(shù): 1/8頁(yè)
文件大?。?/td> 116K
代理商: W130
PRELIMINARY
Spread Spectrum Desktop/Notebook System Clock
W130
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
October 27, 1999, rev. **
Features
Maximized EMI suppression using Cypress’s Spread
Spectrum technology
Six copies of CPU Clock
Eight copies of PCI Clock (synchronous w/CPU clock)
Two copies of 14.318-MHz IOAPIC Clock
Two copies of 48-MHz USB Clock
Three buffered copies of 14.318-MHz reference input
Input is a 14.318-MHz XTAL or reference signal
Selectable 100-MHz or 66-MHz CPU Clocks
Power management control input pins
Test mode and output three-state capability
Key Specifications
Supply Voltages: .......................................V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
CPU Clock Jitter: ........................................................ 200 ps
CPU0:5 Clock Skew: ...................................................175 ps
PCI_F, PCI1:7 Clock Skew: .........................................500 ps
CPU to PCI Clock Skew: ..............1.5 to 4.0 ns (CPU Leads)
Logic inputs have 250-k
pull-up resistors except SEL100/66#.
Table 1. Pin Selectable Frequency
SEL
100/66#
SEL1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
SEL0
0
1
0
1
0
1
0
1
CPU
HI-Z
66.6
66.6
66.6
X1/2
100
100
100
PCI
HI-Z
33.3
33.3
33.3
X1/6
33.3
33.3
33.3
SPREAD#=0
Don’t Care
±0.9% Center
–1% Down
–0.5% Down
Don’t Care
±0.9% Center
–1% Down
–0.5% Down
Pin Configuration
Block Diagram
VDDQ3
REF0
VDDQ2
APIC0
CPU0
CPU1
CPU2
CPU3
CPU5
PCI_F
XTAL
OSC
PLL Ref Freq
PLL 1
100/66#_SEL
X2
X1
REF1
VDDQ3
Stop
Clock
Control
Stop
Clock
Control
PCI1
PWR_DWN#
PCI2
PCI3
PCI4
PCI5
48MHz
48MHz
PLL2
÷2/÷3
REF2
VDDQ2
PCI_STOP#
CPU_STOP#
PCI6
PCI7
VDDQ3
APIC1
SEL0
SEL1
VDDQ3
SPREAD#
CPU4
Power
Control
REF0
REF1
GND
X1
X2
GND
PCI_F
PCI1
VDDQ3
PCI2
PCI3
GND
PCI4
PCI5
VDDQ3
PCI6
PCI7
GND
VDDQ3
GND
VDDQ3
48MHz
48MHz
GND
VDDQ3
REF2
VDDQ2
APIC0
APIC1
VDDQ2
CPU0
CPU1
CPU2
CPU3
GND
VDDQ2
CPU4
CPU5
GND
VDDQ3
GND
PCI_STOP#
CPU_STOP#
PWRDWN#
SPREAD#
SEL0
SEL1
SEL100/66#
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
相關(guān)PDF資料
PDF描述
W132 Spread Aware?, Ten/Eleven Output Zero Delay Buffer
W133 Spread Spectrum System Frequency Synthesizer
W134S Direct Rambus Clock Generator
W134SH Direct Rambus Clock Generator
W134SHT Direct Rambus Clock Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W13014RC 制造商:Winslow Adaptics Ltd 功能描述:48pin TSOP 0.5mm,48pin DIP 0.6in.adapter
W13023RC 制造商:Winslow Adaptics Ltd 功能描述:20 QFN 0.5mm to 20 pin DIP 0.3in.adapter
W13024RC 制造商:Winslow Adaptics Ltd 功能描述:8 DFN 0.8mm to 8 pin DIP 0.3in.adapter
W13028RC 制造商:Winslow Adaptics Ltd 功能描述:8 DFN 1.27mm to 8 pin DIP 0.3in.adapter
W13038RC 制造商:Winslow Adaptics Ltd 功能描述:28 QFN 0.65mm, 28 pin DIP 0.6in.adapter