
STV0680A + VV6444/6410/6500
Digital Camera Chipset; Customer Datasheet, Rev 3.0, March 2000
PRELIMINARY
CDSTV0680F-C
Commercial in confidence
35
T
STV0680F_contents.fm
51
RESET
Input (S)
Active (LOW) STV0680A reset
System Memory (SDRAM) Interface
20
DQMU
Output
Data input/output mask for dram_DQ[15:8]
2mA (SL)
22
DCLK
Output
Clock: all SDRAM input signals are sampled on the positive
edge
4mA
24
CKE
Output
Clock enable: activates (HIGH) and deactivates (LOW) the
SDRAM CLK signal
2mA (SL)
28
AD11
Output
SDRAM address A11 for 64M SDRAM or BA for 16M
SDRAM
2mA (SL)
31
AD9
Output
SDRAM address A9
2mA (SL)
33
AD8
Output
SDRAM address A8
2mA (SL)
35
AD7
Output
SDRAM address A7
2mA (SL)
37
AD6
Output
SDRAM address A6
2mA (SL)
39
AD5
Output
SDRAM address A5
2mA (SL)
41
AD4
Output
SDRAM address A4
2mA (SL)
40
AD3
Output
SDRAM address A3
2mA (SL)
38
AD2
Output
SDRAM address A2
2mA (SL)
36
AD1
Output
SDRAM address A1
2mA (SL)
34
AD0
Output
SDRAM address A0
2mA (SL)
32
AD10
Output
SDRAM address A10
2mA (SL)
26
AD12
Output
SDRAM address A12, BA0 for 64M SDRAM, unused on 16M
2mA (SL)
30
AD13
Output
SDRAM address A13, BA1 for 64M SDRAM, unused on 16M
2mA (SL)
25
CS
Output, active low
Chip select: enables (registered LOW) and disables (regis-
tered HIGH) the SDRAM command decoder.
2mA (SL)
23
RAS
Output, active low
SDRAM row address strobe command
2mA (SL)
21
CAS
Output, active low
SDRAM column address strobe command
2mA (SL)
19
WE
Output, active low
SDRAM write enable command
2mA (SL)
18
DQML
Output
Data input/output mask for dram_DQ[7:0]
2mA (SL)
16
DQ7
Input/Output
SDRAM Data Bus
2mA (SL)
14
DQ6
Input/Output
SDRAM Data Bus
2mA (SL)
12
DQ5
Input/Output
SDRAM Data Bus
2mA (SL)
10
DQ4
Input/Output
SDRAM Data Bus
2mA (SL)
8
DQ3
Input/Output
SDRAM Data Bus
2mA (SL)
6
DQ2
Input/Output
SDRAM Data Bus
2mA (SL)
4
DQ1
Input/Output
SDRAM Data Bus
2mA (SL)
100
DQ0
Input/Output
SDRAM Data Bus
2mA (SL)
2
DQ15
Input/Output
SDRAM Data Bus
2mA (SL)
5
DQ14
Input/Output
SDRAM Data Bus
2mA (SL)
7
DQ13
Input/Output
SDRAM Data Bus
2mA (SL)
Pin no.
Signal
Type
Description
drive