- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359432 > VSC8164 (VITESSE SEMICONDUCTOR CORP) M-Series Enclosure; Enclosure Material:Plastic; External Height:0.71"; External Width:2.2"; External Depth:2.8"; Enclosure Color:Transparent Red; Battery Sizes Accepted:AA RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | VSC8164 |
| 廠商： | VITESSE SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | M-Series Enclosure; Enclosure Material:Plastic; External Height:0.71"; External Width:2.2"; External Depth:2.8"; Enclosure Color:Transparent Red; Battery Sizes Accepted:AA RoHS Compliant: Yes |
| 中文描述： | MUX/DEMUX, PQFP128 |
| 封裝： | 14 X 20 MM, HEAT SINK, PLASTIC, QFP-128 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 153K |
| 代理商： | VSC8164 |
VITESSE
reliminary Datasheet
SC8164
2.488 Gbit/sec to 2.7Gbit/sec
1:16 SONET/SDH Demux
G52239-0, Rev. 3.3
5/17/00
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
Page 1
Features
2.488Gb/s 1:16 Demultiplexer
General Description
The VSC8164 is a 1:16 demultiplexer for use in SONET/SDH systems operating at a standard 2.488Gb/s
data rate or forward error correction (FEC) data rate up to 2.7Gb/s. The device operates using a single 3.3V
power supply, and is packaged in a thermally enhanced plastic package. The thermal performance of the
128PQFP allows the use of the VSC8164 without a heat sink under most thermal conditions.
VSC8164 Block DIagram
Functional Description
Low Speed Interface
The demultiplexed serial stream is made available by a 16 bit differential LVPECL interface D[15:0] with
accompanying differential LVPECL divide by 16 clock CLK16O
±
and divide by 32 clock CLK32O
±
. The low
speed LVPECL output drivers are designed to drive a 50
transmission line. The transmission line can be DC
terminated with a split end termination scheme (see Figure 1), or DC terminated by 50
to V
CC
-2V on each line
(see Figure 2). At any time, the equivalent split-end termination technique can be substituted for the traditional
50
to V
CC
-2V on each line. AC coupling can be achieved by a number of methods. Figure 3 illustrates an AC
coupling method for the occasion when the downstream device provides the bias point for AC coupling. If the
downstream device were to have internal termination, the line to line 100
resistor may not be necessary. The
divide by 32 output can be used to provide a reference clock for the clock multiplication unit on the VSC8163.
Targeted for SONET OC-48 / SDH STM-16
Applications
Supports FEC rates up to 2.7Gb/s
Differential LVPECL Low Speed Interface
Single +3.3V Supply
128 Pin 14x20mm PQFP Package
D0+
D0-
D15+
D15-
CLK16O+
CLK16O-
DI+
DI-
HSCLKI+
HSCLKI-
O
Divide by
16
CLK32O+
CLK32O-
Divide by
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC8164QR | AA/9V REMOTE ALMOND BOX |
| VSC8166 | 2.488 Gbit/sec 1:16 SONET/SDH Demux with Clock Recovery |
| VSC8169 | OC-48 (FEC) 16:1 SONET/SDH MUX with Clock Generator |
| VSC8171 | SONET/SDH 16:1 Mux with CMU |
| VSC8184 | 11.5-12.5Gb/s 1:16 Demultiplexer with Clock Recovery |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC8164QR | 制造商:Vitesse Semiconductor Corporation 功能描述: |
| VSC8166 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:2.488 Gbit/sec 1:16 SONET/SDH Demux with Clock Recovery |
| VSC8169 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:OC-48 (FEC) 16:1 SONET/SDH MUX with Clock Generator |
| VSC8169QR | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:OC-48 (FEC) 16:1 SONET/SDH MUX with Clock Generator |
| VSC8171 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:SONET/SDH 16:1 Mux with CMU |
發(fā)布緊急采購，3分鐘左右您將得到回復。