- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359412 > VPC3200A (MICRONAS SEMICONDUCTOR HOLDING AG) Comb Filter Video Processor PDF資料下載
參數(shù)資料
| 型號： | VPC3200A |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費家電 |
| 英文描述： | Comb Filter Video Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| 封裝： | PLASTIC, QFP-80 |
| 文件頁數(shù)： | 17/78頁 |
| 文件大?。?/td> | 1245K |
| 代理商： | VPC3200A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
ADVANCE INFORMATION
VPC 323xD, VPC 324xD
Micronas
17
Fig. 2–13:
Peaking characteristics
2.6. Vertical Scaler
For PIP operation, the vertical scaler compresses the
incoming 4:2:2 YC
r
C
b
active video signal in vertical
direction. It supports a vertical compression ratio of
1(= no compression), 2, 3, 4 and 6.
In case of a vertical compression of 2, 4 and 6, the fil-
ter performs the PAL compensation automatically and
the standard PAL delay line should be bypassed (see
2.3.8.).
2.7. Contrast and Brightness
The VPC32xxD provides a selectable contrast and
brightness adjustment for the luma samples. The con-
trol ranges are:
– 0
≤
contrast
≤
63/32
–
128
≤
brightness
≤
127
Note: for ITU-R luma output code levels (16 ... 240),
contrast has to be set to 48 and brightness has to be
set to 16!
2.8. Blackline Detector
In case of a letterbox format input video, e.g. Cinema-
scope, PAL+ etc., black areas at the upper and lower
part of the picture are visible. It is suitable to remove or
reduce these areas by a vertical zoom and/or shift
operation.
The VPC 32xx supports this feature by a letterbox
detector. The circuitry detects black video lines by
measuring the signal amplitude during active video.
For every field the number of black lines at the upper
and lower part of the picture are measured, compared
to the previous measurement and the minima are
stored in the I
2
C-register BLKLIN. To adjust the picture
amplitude, the external controller reads this register,
calculates the vertical scaling coefficient and transfers
the new settings, e.g. vertical sawtooth parameters,
horizontal scaling coefficient etc., to the VPC.
Letterbox signals containing logos on the left or right
side of the black areas are processed as black lines,
while subtitles, inserted in the black areas, are pro-
cessed as non-black lines. Therefore the subtitles are
visible on the screen. To suppress the subtitles, the
vertical zoom coefficient is calculated by selecting the
larger number of black lines only. Dark video scenes
with a low contrast level compared to the letterbox area
are indicated by the BLKPIC bit.
2.9. Control and Data Output Signals
The VPC 32xx supports two output modes: In
DIGIT3000 mode, the output interfaces run at the main
system clock, in line-locked mode, the VPC generates
an asynchronous line-locked clock that is used for the
output interfaces. The VPC delivers either a YC
r
C
b
4:2:2 or a YC
r
C
b
4:1:1 data stream, each with separate
sync information. In case of YC
r
C
b
4:2:2 format, the
VPC32xxD also provides an interface with embedded
syncs according to ITU-R656.
2.9.1. Line-Locked Clock Generation
An on-chip rate multiplier is used to synthesize any
desired output clock frequency of 13.5/16/18 MHz. A
double clock frequency output is available to support
100 Hz systems. The synthesizer is controlled by the
embedded RISC controller, which also controls all
front-end loops (clamp, AGC, PLL1, etc.). This allows
the generation of a line-locked output clock regardless
of the system clock (20.25 MHz) which is used for
comb filter operation and color decoding. The control
of scaling and output clock frequency is kept indepen-
dent to allow aspect ratio conversion combined with
sample rate conversion. The line-locked clock circuity
generates control signals, e.g. horizontal/vertical sync,
active video output, it is also the interface from the
internal (20.25 MHz) clock to the external line-locked
clock system.
If a line-locked clock is not required, i.e. in the
DIGIT3000 mode, the system runs at the 20.25 MHz
main clock. The horizontal timing reference in this
mode is provided by the front-sync signal. In this case,
the line-locked clock block and all interfaces run from
the 20.25 MHz main clock. The synchronization sig-
nals from the line-locked clock block are still available,
but for every line the internal counters are reset with
the main-sync signal. A double clock signal is not avail-
able in DIGIT3000 mode.
2
4
6
8
MHz
-10
-5
0
5
10
15
20
dB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VPDV1CHP | TRANSISTOR | MOSFET | P-CHANNEL | 100V V(BR)DSS | CHIP |
| VPDV2CHP | TRANSISTOR | MOSFET | P-CHANNEL | 240V V(BR)DSS | CHIP |
| VPE28W12D | Analog IC |
| VPE28W15D | Analog IC |
| VPF2805D | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VPC3200APSGP | 制造商:MICRONAS 功能描述:New |
| VPC3201A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Comb Filter Video Processor |
| VPC3205C | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Comb Filter Video Processor |
| VPC3210A | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Comb Filter Video Processor |
| VPC3210B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。