- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358542 > VIRTEX-ESERIES Virtex-E 1.8 V Field Programmable Gate Arrays PDF資料下載
參數(shù)資料
| 型號(hào)： | VIRTEX-ESERIES |
| 英文描述： | Virtex-E 1.8 V Field Programmable Gate Arrays |
| 中文描述： | 的Virtex娥1.8伏現(xiàn)場(chǎng)可編程門陣列 |
| 文件頁(yè)數(shù)： | 2/4頁(yè) |
| 文件大?。?/td> | 37K |
| 代理商： | VIRTEX-ESERIES |
Virtex
2.5 V Field Programmable Gate Arrays
R
Module 1 of 4
2
1-800-255-7778DS003-1 (v2.5 ) April 2, 2001
Product Specification
Virtex Architecture
Virtex devices feature a flexible, regular architecture that
comprises an array of configurable logic blocks (CLBs) sur-
rounded by programmable input/output blocks (IOBs), all
interconnected by a rich hierarchy of fast, versatile routing
resources. The abundance of routing resources permits the
Virtex family to accommodate even the largest and most
complex designs.
Virtex FPGAs are SRAM-based, and are customized by
loading configuration data into internal memory cells. In
some modes, the FPGA reads its own configuration data
from an external PROM (master serial mode). Otherwise,
the configuration data is written into the FPGA (Select-
MAP
, slave serial, and JTAG modes).
The standard Xilinx Foundation
and Alliance Series
Development systems deliver complete design support for
Virtex, covering every aspect from behavioral and sche-
matic entry, through simulation, automatic design transla-
tion and implementation, to the creation, downloading, and
readback of a configuration bit stream.
Higher Performance
Virtex devices provide better performance than previous
generations of FPGA. Designs can achieve synchronous
system clock rates up to 200 MHz including I/O. Virtex
inputs and outputs comply fully with PCI specifications, and
interfaces can be implemented that operate at 33 MHz or 66
MHz. Additionally, Virtex supports the hot-swapping
requirements of Compact PCI.
Xilinx thoroughly benchmarked the Virtex family. While per-
formance is design-dependent, many designs operated
internally at speeds in excess of 100 MHz and can achieve
200 MHz.
Table 2
shows performance data for representa-
tive circuits, using worst-case timing parameters.
Table 2:
Performance for Common Circuit Functions
Function
Bits
Virtex -6
Register-to-Register
Adder
16
64
5.0 ns
7.2 ns
Pipelined Multiplier
8 x 8
16 x 16
5.1 ns
6.0 ns
Address Decoder
16
64
4.4 ns
6.4 ns
16:1 Multiplexer
5.4 ns
Parity Tree
9
18
36
4.1 ns
5.0 ns
6.9 ns
Chip-to-Chip
HSTL Class IV
200 MHz
LVTTL,16mA, fast slew
180 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VIRTEX-II | 1.5V Field-Programmable Gate Arrays |
| VIRTEXQPRO | QPro Virtex 2.5V QML High-Reliability FPGAs |
| VJS610DL | Interface IC |
| VJS610X | Interface IC |
| VJS610D | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VIRTEX-II | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.5V Field-Programmable Gate Arrays |
| VIRTEXQPRO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:QPro Virtex 2.5V QML High-Reliability FPGAs |
| VIRTUAL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Virtual Flash EEPROM Driver for the M16C/62 |
| VI-RU | 制造商:VICOR 制造商全稱:Vicor Corporation 功能描述:50 to 600W Autoranging AC-DC Switchers |
| VI-RU011-EUUU-BC | 制造商:VICOR 制造商全稱:Vicor Corporation 功能描述:50 to 600 W Autoranging AC-DC Switchers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。