參數(shù)資料
型號: VC16244ADL
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: 16-bit buffer/line driver; 5V input/output tolerant 3-State
中文描述: LVC/LCX/Z SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48
文件頁數(shù): 2/18頁
文件大?。?/td> 116K
代理商: VC16244ADL
2003 Dec 08
2
Philips Semiconductors
Product specification
16-bit buffer/line driver; 5 V input/output
tolerant; 3-state
74LVC16244A;
74LVCH16244A
FEATURES
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 to 3.6 V
CMOS low power consumption
MULTIBYTE
TM
flow-through standard pin-out
architecture
Low inductance multiple power and ground pins for
minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bushold (74LVCH16244A only).
Complies with JEDEC standard no. 8-1A
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from
40 to +85
°
C and
40 to +125
°
C.
DESCRIPTION
The 74LVC(H)16244A is a high-performance, low power,
low voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families. Inputs can be
driven from either 3.3 or 5 V devices. In 3-state operation,
outputs can handle 5 Volt. These features allow the use of
these devices as a mixed 3.3 and 5 V environment.
The 74LVC(H)16244A is a 16-bit non-inverting buffer/line
driver with 3-state outputs. The device can be used as four
4-bit buffers, two 8-bit buffers or one 16-bit buffer. The
device features four Output Enables (1OE, 2OE, 3OE and
4OE), each controlling four of the 3-state outputs. A HIGH
on nOE causes the outputs to assume a high-impedance
OFF-state.
The 74LVC(H)16244A is identical to the 74LVC16240A
but has non-inverting outputs.
The 74LVCH16244A bushold data inputs eliminates the
need for external pull-up resistors to hold unused inputs.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
2.5 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
×
N +
Σ
(C
L
×
V
CC2
×
f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in Volts;
N = total load switching outputs;
Σ
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
The condition is V
I
= GND to V
CC
.
2.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
t
PZH
/t
PZL
t
PHZ
/t
PLZ
C
I
C
PD
propagation delay nAn to nYn
3-state output enable time nOE to nYn
3-state output disable time nOE to nYn
input capacitance
power dissipation capacitance per gate
C
L
= 50 pF; V
CC
= 3.3 V
C
L
= 50 pF; V
CC
= 3.3 V
C
L
= 50 pF; V
CC
= 3.3 V
3.0
3.5
3.7
5.0
ns
ns
ns
pF
V
CC
= 3.3 V; notes 1 and 2
outputs enabled
outputs disabled
12
4.0
pF
pF
相關(guān)PDF資料
PDF描述
VC16245ADGG 16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16245ADL 16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16373ADGG 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VC16373ADL 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
V968 ULTRA-LOW LEAKAGE ABRUPT VARACTOR DIODES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VC16245ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16245ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16373ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VC16373ADL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
VC16374ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State