參數(shù)資料
型號(hào)： VC162374ADL
廠商： NXP SEMICONDUCTORS
元件分類(lèi)： 通用總線功能
英文描述： 16-bit edge triggered D-type flip-flop with 30 ohmseries termination resistors; 5 V input/output tolerant; 3-state
中文描述： LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48
封裝： 7.50 MM, PLASTIC, MO-118AA, SOT-370-1, SSOP-48
文件頁(yè)數(shù)： 2/16頁(yè)
文件大?。?/td> 86K
代理商： VC162374ADL
1999 Aug 05
2
Philips Semiconductors
Product specification
16-bit edge triggered D-type flip-flop with 30
series
termination resistors; 5 V input/output tolerant; 3-state
74LVC162374A;
74LVCH162374A
FEATURES
ESD protection:
HBM EIA/JESD22-A114-A
exceeds 2000 V
MM EIA/JESD22-A115-A
exceeds 200 V
5 V tolerant input/output for
interfacing with 5 V logic
Wide supply voltage range of
1.2 to 3.6 V
Complies with JEDEC standard
no. 8-1A
CMOS low power consumption
MULTIBYTE
flow-through
standard pin-out architecture
Lowinductancemultiplepowerand
ground pins for minimum noise and
ground bounce
Direct interface with TTL levels
All data inputs have bus hold
(74LVCH162374A only)
High impedance when V
CC
= 0
Power off disables outputs,
permitting live insertion.
DESCRIPTION
The 74LVC(H)162374A is a 16-bit edge triggered flip-flop featuring separate
D-typeinputsforeachflip-flopand3-stateoutputsforbusorientedapplications.
The 74LVC162374A consists of 2 sections of eight edge-triggered flip-flops.
A clock (CP) input and an output enable (OE) are provided for each octal.
Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation,
outputs can handle 5 V. These features allow the use of these devices in a
mixed 3.3 and 5 V environment.
The flip-flops will store the state of their individual D-inputs that meet the set-up
and hold time requirements on the LOW-to-HIGH CP transition.
When OE is LOW, the contents of the flip-flops are available at the outputs.
When OE is HIGH, the outputs go to the high-impedance OFF-state.
Operation of the OE input does not affect the state of the flip-flops.
The 74LVCH162374A bus hold data inputs eliminates the need for external pull
up resistors to hold unused inputs.
The 74LVC(H)162374A is designed with 30
series termination resistors in
both HIGH and LOW output stages to reduce line noise.
FUNCTION TABLE
See note 1
.
Note
1.
H = HIGH voltage level;
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state;
↑
= LOW-to-HIGH CP transition.
OPERATION MODES
INPUTS
INTERNAL
FLIP-FLOPS
OUTPUTS
nOE
nCP
↑
↑
↑
↑
nD
n
l
h
l
h
Q
0
to Q
7
L
H
Z
Z
Load and read register
L
L
H
H
L
H
L
H
Latch register and disable outputs
相關(guān)PDF資料
PDF描述
VC16244ADGG 8360 TBGA ENCRP NO-PB
VC16244ADL 16-bit buffer/line driver; 5V input/output tolerant 3-State
VC16245ADGG 16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16245ADL 16-bit bus transceiver with direction pin; 5V tolerant 3-State
VC16373ADGG 16-bit D-type transparent latch with 5 Volt tolerant inputs/outputs 3-State
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VC16240ADGG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver; inverting 3-State
VC16240ADL 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver; inverting 3-State
VC16241ADGG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State
VC16241ADL 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State
VC16244ADGG 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:16-bit buffer/line driver; 5V input/output tolerant 3-State
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*