參數(shù)資料
型號: V59C1512808QALF37E
廠商: PROMOS TECHNOLOGIES INC
元件分類: DRAM
英文描述: 64M X 8 DDR DRAM, BGA68
封裝: ROHS COMPLIANT, FBGA-68
文件頁數(shù): 48/79頁
文件大?。?/td> 1028K
代理商: V59C1512808QALF37E
52
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
Active Power-Down Mode Entry and Exit after a Write Burst: WL = 2, tWTR = 2, BL = 4
Precharge Power Down Mode Entry and Exit
note: Active Power-Down mode exit timing tXARD (“fast exit”) or tXARDS (“slow exit”) depends on the programmed
state in the MRS, address bit A12.
NOP
WRITE
T0
T2
T1
T3
T4
T5
T6
T7
Dout A0
Dout A1
Dout A2
Dout A3
CMD
DQ
DQS,
DQS
NOP
Tn
Tn+1
CKE
WL = RL - 1 = 2
Active
Power-Down
Entry
WL + BL/2 + tWTR
NOP
Act.P
tWTR
tIS
Tn+2
tIS
Valid
Comman
Active
Power-Down
Exit
tXARD or
tXARDS *)
CK, CK
tXP
NOP
Precharge
*)
T0
T2
T1
CMD
NOP
Tn
Tn+1
CKE
Precharge
Power-Down
Entry
NOP
PrePD
tIS
Tn+2
tIS
Precharge
Power-Down
Exit
Valid
Command
tRP
NOP
T3
*) "Precharge" may be an external command or an internal
precharge following Write with AP.
CK, CK
相關(guān)PDF資料
PDF描述
V59C1512808QALJ3H 64M X 8 DDR DRAM, PBGA68
V59C1512808QAUF19 64M X 8 DDR DRAM, PBGA68
V59C1512808QAUF5H 64M X 8 DDR DRAM, PBGA68
V59C1512804QALJ-37 64M X 8 DDR DRAM, 0.5 ns, PBGA68
V59C1512164QAUJ19AI 32M X 16 DDR DRAM, PBGA92
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4E 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER