- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202171 > V54C3128804VBLT7 (PROMOS TECHNOLOGIES INC) 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | V54C3128804VBLT7 |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封裝： | PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 9/56頁 |
| 文件大?。?/td> | 734K |
| 代理商： | V54C3128804VBLT7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
17
V54C3128(16/80/40)4VB Rev. 1.5 March 2006
ProMOS TECHNOLOGIES
V54C3128(16/80/40)4VB
Recommended Operation and Characteristics for LV-TTL
TA = 0 to 70 °C; VSS = 0 V; VCC,VCCQ = 3.3 V ± 0.3 V
Note:
1.
All voltages are referenced to VSS.
2.
VIH may overshoot to VCC + 2.0 V for pulse width of < 4ns with 3.3V. VIL may undershoot to -2.0 V for pulse width < 4.0 ns with
3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.
Operating Currents (TA = 0 to 70°C, VCC = 3.3V ± 0.3V)
(Recommended Operating Conditions unless otherwise noted)
Parameter
Symbol
Limit Values
Unit
Notes
min.
max.
Input high voltage
VIH
2.0
Vcc+0.3
V
1, 2
Input low voltage
VIL
– 0.3
0.8
V
1, 2
Output high voltage (IOUT = – 4.0 mA)
VOH
2.4
–
V
Output low voltage (IOUT = 4.0 mA)
VOL
–0.4
V
Input leakage current, any input
(0 V < VIN < 3.6 V, all other inputs = 0 V)
II(L)
– 5
5
A
Output leakage current
(DQ is disabled, 0 V < VOUT < VCC)
IO(L)
– 5
5
A
Symbol
Parameter & Test Condition
Max.
Unit
Note
-6
-7 / -7PC
-8PC
ICC1
Operating Current
tRC = tRCMIN., tRC = tCKMIN.
Active-precharge command cycling,
without Burst Operation
1 bank operation
190
170
150
mA
7
ICC2P
Precharge Standby Current
in Power Down Mode
CS =VIH, CKE≤ VIL(max)
tCK = min.
1.5
mA
7
ICC2PS
tCK = Infinity
1
mA
7
ICC2N
Precharge Standby Current
in Non-Power Down Mode
CS =VIH, CKE≥ VIL(max)
tCK = min.
55
45
35
mA
ICC2NS
tCK = Infinity
10
mA
ICC3N
No Operating Current
tCK = min, CS = VIH(min)
bank ; active state ( 4 banks)
CKE
≥ VIH(MIN.)
65
55
45
mA
ICC3P
CKE
≤ VIL(MAX.)
(Power down mode)
10
mA
ICC4
Burst Operating Current
tCK = min
Read/Write command cycling
130
110
90
mA
7,8
ICC5
Auto Refresh Current
tCK = min
Auto Refresh command cycling
270
250
210
mA
7
ICC6
Self Refresh Current
Self Refresh Mode, CKE
≤ 0.2V
1.5
mA
L-version
800
A
Notes:
7.These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tCK and
tRC. Input signals are changed one time during tCK.
8.These parameter depend on output loading. Specified values are obtained with output open.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V54C3128804VBT7PC | 16M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| V54C3128404VBLI7 | 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| V54C3128804VBLJ8PC | 16M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| V54C3128404VBI8PC | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| V54C3128164VBI6 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V54C3128804VS | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C316162 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
| V54C316162V-5 | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:200/183/166/143 MHz 3.3 VOLT, 4K REFRESH ULTRA HIGH PERFORMANCE 1M X 16 SDRAM 2 BANKS X 512Kbit X 16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。