參數(shù)資料
型號: V29C51000T-90P
廠商: Mosel Vitelic, Corp.
英文描述: 512K BIT 65,536 x 8 BIT 5 VOLT CMOS FLASH MEMORY
中文描述: 為512k位65536 × 8位5伏的CMOS閃存
文件頁數(shù): 9/16頁
文件大?。?/td> 89K
代理商: V29C51000T-90P
9
V29C51000T/V29C51000B Rev. 0.5 October 2000
MOSEL V ITELIC
V29C51000T/V29C51000B
Functional Description
The V29C51000T/V29C51000B consists of 256
equally-sized sectors of 512 bytes each. The 8 KB
lockable Boot Block is intended for storage of the
system BIOS boot code. The boot code is the first
piece of code executed each time the system is
powered on or rebooted.
The V29C51000 is available in two versions: the
V29C51000T with the Boot Block address starting
from E000H to FFFFH, and the V29C51000B with
the Boot Block address starting from 0000H to
FFFFH.
Read Cycle
A read cycle is performed by holding both CE
and OE signals LOW. Data Out becomes valid only
when these conditions are met. During a read cycle
WE must be HIGH prior to CE and OE going LOW.
WE must remain HIGH during the read operation
for the read to complete (see Table 1).
Output Disable
Returning OE or CE HIGH, whichever occurs first
will terminate the read operation and place the l/O
pins in the HIGH-Z state.
Standby
The device will enter standby mode when the CE
signal is HIGH. The l/O pins are placed in the
HIGH-Z, independent of the OE signal.
Command Sequence
The V29C51000T/V29C51000B does not
provide the
reset
feature to return the chip to its
normal state when an incomplete command
sequence or an interruption has happened. In this
case, normal operation (Read Mode) can be
restored by issuing a
non-existent
command
sequence, for example Address: 5555H, Data FFH.
Byte Program Cycle
The V29C51000T/V29C51000B is programmed
on a byte-by-byte basis. The byte program
operation is initiated by using a specific four-bus-
cycle sequence: two unlock program cycles, a
program setup command and program data
program cycles (see Table 2).
During the byte program cycle, addresses are
latched on the falling edge of either CE or WE,
whichever is last. Data is latched on the rising edge
of CE or WE, whichever is first. The byte program
cycle can be CE controlled or WE controlled.
Sector Erase Cycle
The V29C51000T/V29C51000B features a
sector erase operation which allows each sector to
be erased and reprogrammed without affecting
data stored in other sectors. Sector erase operation
is initiated by using a specific six-bus-cycle
sequence: Two unlock program cycles, a setup
command, two additional unlock program cycles,
and the sector erase command (see Table 2). A
sector must be first erased before it can be
reprogrammed. While in the internal erase mode,
8KB Boot Block
512
512
512
512
512
512
8KB Boot Block
V29C51000T
V29C51000B
FFFFH
E000H
0000H
1FFFH
51000-13
0000H
8KB Boot Block = 16 Sectors
Table 1. Operation Modes Decoding
NOTES:
1.
2.
X = Don
t Care, V
IH
= HIGH, V
IL
= LOW.
PD: The data at the byte address to be programmed.
Decoding Mode
CE
OE
WE
A
0
A
1
A
9
I/O
Read
V
IL
V
IL
V
IH
A
0
A
1
A
9
READ
Program
V
IL
V
IH
V
IL
A
0
A
1
A
9
PD
Standby
V
IH
X
X
X
X
X
HIGH-Z
Autoselect Device ID
V
IL
V
IL
V
IH
V
IH
V
IL
V
H
CODE
Autoselect Manufacture ID
V
IL
V
IL
V
IH
V
IL
V
IL
V
H
CODE
Output Disable
V
IL
V
IH
V
IH
X
X
X
HIGH-Z
相關(guān)PDF資料
PDF描述
V29C51001B 1 MEGA Bit 5 Volt CMOS Flash Memory(1M位5V CMOS閃速存儲器)
V29C51002B-55J 2 MEGABIT 262,144 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51002B High Speed 2 MEGA Bit 5 Volt CMOS Flash Memory(高速2M位5V CMOS閃速存儲器)
V29C51004B-70J x8 Flash EEPROM
V29C51004B-70T x8 Flash EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V29C51000T-90T 制造商:MOSEL 制造商全稱:MOSEL 功能描述:512K BIT 65,536 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51001B 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51001B-45J 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51001B-45P 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY
V29C51001B-45T 制造商:MOSEL 制造商全稱:MOSEL 功能描述:1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY