參數(shù)資料
型號： V23814-K1306-M230
廠商： SIEMENS A G
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Parallel Optical Link: PAROLI Tx DC/MUX-ENC(并行光傳送器)
中文描述： SPECIALTY TELECOM CIRCUIT, XFO72
封裝： SMT-72
文件頁數(shù)： 10/14頁
文件大?。?/td> 730K
代理商： V23814-K1306-M230
Fiber Optics
V23814/15-K1306-M230 Parallel Optical Link: PAROLI
Tx/Rx DC
10
Figure 11. Measurement conventions for LVDS signals
Setup and Hold Times
Setup and hold times are measured between the cross point of
positive and negative clock and the points where rising and fall-
ing data edge cross the borders of the V-range.
Figure 12. Numbering conventions receiver
The numbering conventions for the Tx and Rx modules are the same.
Receiver Pin Description
Pin#
Pin Name
Level/Logic Description
1
2
V
EE
V
CC1
Ground
Power supply voltage of
preamplifier
3
V
CC2
Power supply voltage of analog
circuitry
4
t.b.l.o.
to be left open
5
-RESET
LVCMOS in
low active
High=receiver is active.
Low=internal logic is reset and
LVDS outputs are set to low.
Internal pull- up pulls to
high level when this input is
left open.
6
FRAME_
DET
LVCMOS
Out
High=FRAME input signal
present (on fiber #1)
Low=insufficient FRAME
signal. This output can be used
for connection with an Open Fi-
ber Control (OFC) circuit to con-
figure an IEC class 1 link
7
V
CC3
Power supply voltage of
digital circuitry
8
9
V
EE
V
CC4
Ground
Power supply voltage of
decoder
10
LOCK_
DET
LVCMOS
Out
High=PLL has successfully
locked onto incoming FRAME
signal. LOCK_DET being low
sets all LVDS data outputs to
low; clock output is unaffected
by LOCK_DET.
11
12
COP
CON
LVDS Out
LVDS Out
Clock Output, non-inverted
Clock Output, inverted
t
SETUP
t
HOLD
Data
Clock
P
N
|V
OD
|min.
13
DO01P
LVDS Out
Data Output #1, non-inverted
14
DO01N
LVDS Out
Data Output #1, inverted
15
16
DO12P
DO12N
LVDS Out
LVDS Out
Data Output #12, non-inverted
Data Output #12, inverted
17
DO02P
LVDS Out
Data Output #2, non-inverted
18
19
DO02N
DO13P
LVDS Out
LVDS Out
Data Output #2,inverted
Data Output #13, non-inverted
20
DO13N
LVDS Out
Data Output #13, inverted
21
22
DO03P
DO03N
LVDS Out
LVDS Out
Data Output #3, non-inverted
Data Output #3, inverted
23
DO14P
LVDS Out
Data Output #14, non-inverted
24
25
DO14N
V
CC4
LVDS Out
Data Output #14, inverted
Power supply voltage of
decoder
Data Output #4, non-inverted
26
DO04P
LVDS Out
27
DO04N
LVDS Out
Data Output #4, inverted
28
29
V
EE
DO15P
Ground
Data Output #15, non-inverted
LVDS Out
30
DO15N
LVDS Out
Data Output #15, inverted
31
32
DO05P
DO05N
LVDS Out
LVDS Out
Data Output #5, non-inverted
Data Output #5, inverted
33
DO16P
LVDS Out
Data Output #16, non-inverted
34
35
DO16N
DO06P
LVDS Out
LVDS Out
Data Output #16, inverted
Data Output #6, non-inverted
36
DO06N
LVDS Out
Data Output #6, inverted
37
38
DO17P
DO17N
LVDS Out
LVDS Out
Data Output #17, non-inverted
Data Output #17, inverted
39
DO07P
LVDS Out
Data Output #7, non-inverted
40
41
DO07N
DO18P
LVDS Out
LVDS Out
Data Output #7, inverted
Data Output #18, non-inverted
42
DO18N
LVDS Out
Data Output #18, inverted
43
44
DO08P
DO08N
LVDS Out
LVDS Out
Data Output #8, non-inverted
Data Output #8, inverted
45
V
EE
DO19P
DO19N
Ground
46
47
LVDS Out
LVDS Out
Data Output #19, non-inverted
Data Output #19, inverted
48
V
CC4
Power supply voltage of
decoder
49
DO09P
LVDS Out
Data Output #9, non-inverted
50
51
DO09N
DO20P
LVDS Out
LVDS Out
Data Output #9, inverted
Data Output #20, non-inverted
52
DO20N
LVDS Out
Data Output #20, inverted
53
54
DO10P
DO10N
LVDS Out
LVDS Out
Data Output #10, non-inverted
Data Output #10, inverted
55
DO21P
LVDS Out
Data Output #21, non-inverted
56
57
DO21N
DO11P
LVDS Out
LVDS Out
Data Output #21, inverted
Data Output #11, non-inverted
58
DO11N
LVDS Out
Data Output #11, inverted
Pin#
Pin Name
Level/Logic Description
相關(guān)PDF資料
PDF描述
V23814-U1306-M130 Parallel Optical Link: PAROLI T X AC, 1.6 Gbit/s
V23814-U1306-M136 PAROLI Tx AC, 1.6 Gbit/s
V23814-Z6-Z1 Heatsink for PAROLI Backplane Module
V23816-N1018-C312 3.3 V, 4-Line LVDS Parallel 2.5 GBd Transponder(3.3V, 4線低壓差分信號并行2.5 GBd異頻雷達(dá)收發(fā)器)
V23818-C18-L35 Small Form Factor Single Mode 1300 nm Multirate up to 155 Mbit/s Transceiver 2x5 Pinning with LC⑩ Connector
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V23814-U1306-M130 功能描述:PARALLEL OPTICAL LINK 1.6GBIT RoHS:否 類別:光電元件 >> 光纖 - 發(fā)射器 - 驅(qū)動器集成電路 系列:- 標(biāo)準(zhǔn)包裝:8 系列:- 波長:- 數(shù)據(jù)速率:1.6Gbps 功率 - 輸出:- 電源電壓:3.3V 應(yīng)用:電信 電流 - 電源:- 其它名稱:V23814-U1306IN
V23814-U1306-M136 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI Tx AC, 1.6 Gbit/s
V23814-Z6-Z1 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Heatsink for PAROLI Backplane Module
V23815-K1306-M136 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:PAROLI Tx AC, 1.25 Gbit/s
V23815-K1306-M230 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FIBER OPTIC RECEIVER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*