- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383984 > UPD8872CY (NEC Corp.) (5400 + 5400) PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR PDF資料下載
參數(shù)資料
| 型號： | UPD8872CY |
| 廠商： | NEC Corp. |
| 英文描述： | (5400 + 5400) PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| 中文描述： | （5400 5400）像素× 3彩色CCD線性圖像傳感器 |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 190K |
| 代理商： | UPD8872CY |
Data Sheet S15330EJ3V0DS
5
μ
PD8872
ABSOLUTE MAXIMUM RATINGS (T
A
=
+
25
°
C)
Parameter
Symbol
Ratings
Unit
Output drain voltage
V
OD
0.3 to
+
15
0.3 to
+
8
V
Shift register clock voltage
V
φ
1
, V
φ
2
, V
φ
1L
, V
φ
2L
V
Reset gate clock voltage
V
φ
RB
0.3 to
+
8
V
Reset feed-through level clamp clock
voltage
V
φ
CLB
0.3 to
+
8
V
Transfer gate clock voltage
V
φ
TG1
to V
φ
TG3
0.3 to
+
8
V
Operating ambient temperature
Note
T
A
0 to
+
60
°
C
Storage temperature
T
stg
40 to
+
70
°
C
Note
Use at the condition without dew condensation.
Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any
parameter. That is, the absolute maximum ratings are rated values at which the product is on the
verge of suffering physical damage, and therefore the product must be used under conditions that
ensure that the absolute maximum ratings are not exceeded.
RECOMMENDED OPERATING CONDITIONS (T
A
=
+
25
°
C)
Parameter
Symbol
Min.
Typ.
Max.
Unit
Output drain voltage
V
OD
11.4
12.0
12.6
V
Shift register clock high level
V
φ
1_H
, V
φ
2_H
, V
φ
1LH
, V
φ
2LH
4.75
5.0
5.5
V
Shift register clock low level
V
φ
1_L
, V
φ
2_L
, V
φ
1LL
, V
φ
2LL
0.3
0
+
0.25
V
Reset gate clock high level
V
φ
RBH
4.5
5.0
5.5
V
Reset gate clock low level
V
φ
RBL
0.3
0
+
0.5
V
Reset feed-through level clamp clock
high level
V
φ
CLBH
4.5
5.0
5.5
V
Reset feed-through level clamp clock
low level
V
φ
CLBL
0.3
0
+
0.5
V
Transfer gate clock high level
V
φ
TG1H
to V
φ
TG3H
4.75
V
φ
1
_
H
Note
V
φ
1_H
Note
V
Transfer gate clock low level
V
φ
TG1L
to V
φ
TG3L
0.3
0
+
0.15
V
Data rate
f
φ
RB
2.0
10.0
MHz
Note
When Transfer gate clock high level (V
φ
TG1H
to V
φ
TG3H
) is higher than Shift register clock high level (V
φ
1_H
),
Image lag can increase.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD8884ACY-A | (10680 PIXELS x 4 LINES) x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD8884A | (10680 PIXELS x 4 LINES) x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD8891 | (5340 x 5340) PIXELS x 3 + 2670 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD8891CY | (5340 x 5340) PIXELS x 3 + 2670 PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD9611 | FOUR-CHANNEL PCM CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD8872CY(CCD) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD8873 | 制造商:NEC 制造商全稱:NEC 功能描述:(5400 ?5400) PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD8873CY | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD8880 | 制造商:NEC 制造商全稱:NEC 功能描述:(10680 ??10680) PIXELS x 3 COLOR CCD LINEAR IMAGE SENSOR |
| UPD8880CY | 制造商:Renesas Electronics Corporation 功能描述:Image Sensor Color CCD 21360x3Pixels 32-Pin PDIP |
發(fā)布緊急采購，3分鐘左右您將得到回復。