
CHAPTER 11 SERIAL ARRAY UNIT
User’s Manual U17854EJ9V0UD
465
Table 11-4 Operating Clock Selection
SMR02
Register
SPS0 Register
Operation Clock (MCK)
Note 1
CKS02
PRS
013
PRS
012
PRS
011
PRS
010
PRS
003
PRS
002
PRS
001
PRS
000
fCLK = 20 MHz
X
0
fCLK
20 MHz
X
0
1
fCLK/2
10 MHz
X
0
1
0
fCLK/2
2
5 MHz
X
0
1
fCLK/2
3
2.5 MHz
X
0
1
0
fCLK/2
4
1.25 MHz
X
0
1
0
1
fCLK/2
5
625 kHz
X
0
1
0
fCLK/2
6
313 kHz
X
0
1
fCLK/2
7
156 kHz
X
1
0
fCLK/2
8
78.1 kHz
X
1
0
1
fCLK/2
9
39.1 kHz
X
1
0
1
0
fCLK/2
10
19.5 kHz
X
1
0
1
fCLK/2
11
9.77 kHz
0
X
1
INTTM02
Note 2
0
X
fCLK
20 MHz
0
1
X
fCLK/2
10 MHz
0
1
0
X
fCLK/2
2
5 MHz
0
1
X
fCLK/2
3
2.5 MHz
0
1
0
X
fCLK/2
4
1.25 MHz
0
1
0
1
X
fCLK/2
5
625 kHz
0
1
0
X
fCLK/2
6
313 kHz
0
1
X
fCLK/2
7
156 kHz
1
0
X
fCLK/2
8
78.1 kHz
1
0
1
X
fCLK/2
9
39.1 kHz
1
0
1
0
X
fCLK/2
10
19.5 kHz
1
0
1
X
fCLK/2
11
9.77 kHz
1
X
INTTM02
Note 2
Other than above
Setting prohibited
Notes 1. When changing the clock selected for fCLK (by changing the system clock control register
(CKC) value), do so after having stopped (ST0 = 000FH) the operation of the serial array
unit (SAU). When selecting INTTM02 for the operation clock, also stop the timer array unit
(TAU) (TT0 = 00FFH).
2. SAU can be operated at a fixed division ratio of the subsystem clock, regardless of the fCLK
frequency (main system clock, subsystem clock), by operating the interval timer for which
fSUB/4 has been selected as the count clock (setting TIS02 (if m = 0) or TIS03 (if m = 1) of
the TIS0 register to 1) and selecting INTTM02 and INTTM03 by using the SPSm register in
channels 2 and 3 of TAU. When changing fCLK, however, SAU and TAU must be stopped as
described in Note 1 above.
Remark
X: Don’t care