
123
μ
PD75236
3
2
1
0
DSPM3 DSPM2 DSPM1 DSPM0
(4)
Display mode register (DSPM)
The display mode register (DSPM) is a 4-bit register to enable/disable display operation and to specify
the number of display segments. Its format is shown in Fig. 4-70.
The display mode register is set by the 4-bit memory manipulation instruction.
When setting the standby mode (STOP mode, HALT mode) or operating the DSPM with the subsystem
clock (f
XT
), stop the display operation by presetting DSPM.3 to “0”.
RESET input clears all bits to “0”.
Fig. 4-70 Display Mode Register Format
DSPM2 DSPM1 DSPM0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Number of Display Segments
9 segments (+ 8 segments)
10 segments (+ 8 segments)
11 segments (+ 8 segments)
12 segments (+ 8 segments)
13 segments (+ 8 segments)
14 segments (+ 8 segments)
15 segments (+ 8 segments)
16 segments (+ 8 segments)
0
1
0
1
0
1
0
1
Remarks
Values when S16 to S23 are set to the
dynamic mode by STATB are in parentheses.
0
1
Display stopped
Display enabled
Note
0 to 7 cannot be set in N.
(5)
Digit select register (DIGS)
The digit select register (DIGS) is a 4-bit register to specify the number of digits to be displayed. Its
format is shown in Fig. 4-71.
DIGS is set by the 4-bit memory manipulation instruction. The number of digits to be displayed can be
set in the range from 9 to 16 by DIGS setting.
The value of 8-digit or less cannot be selected.
RESET input initializes DIGS to “1000B” and selects 9-digit display.
Fig. 4-71 Digit Select Register Format
DIGS0 to 3 Set Value
N ( = 8 to 15)
No. of Digits to be Displayed
N + 1
Address
F88H
Symbol
DSPM
Display Segment Number Specify Bit
Display Operation Enable/Disable Bit
DSPM3
Symbol
DIGS
Address
F8AH
3
2
1
0
DIGS3
DIGS2
DIGS1
DIGS0