
Preliminary Data Sheet S15305EJ2V0DS
24
μ
PD72873
3.1.21 Offset_62 Power Management Capabilities Register
This is a 16-bit read-only register that provides information on the power management capabilities of the
μ
PD72873.
Bits
R/W
Description
2-0
R
Version
Constant value of 010. The power management registers are implemented as
defined in revision 1.1 of PCI Bus Power Management Interface Specification.
3
R
PME clock
Constant value of 0.
4
R
Reserved
Constant value of 0.
5
R
DSI
Constant value of 0.
8-6
R
Auxiliary Power
Default value of 000. This field reports the Vaux power requirements for the
μ
PD72873. This data is programable from EEPROM.
111 – 375 mA maximum current required for a 3.3 Vaux,
110 – 320 mA maximum current required for a 3.3 Vaux,
101 – 270 mA maximum current required for a 3.3 Vaux,
100 – 220 mA maximum current required for a 3.3 Vaux,
011 – 160 mA maximum current required for a 3.3 Vaux,
010 – 100 mA maximum current required for a 3.3 Vaux,
001 – 55 mA maximum current required for a 3.3 Vaux,
000 – 0 (self powered)
9
R
D1_support
Constant value of 1. The
μ
PD72873 supports the D1 Power Management state.
10
R
D2_support
Constant value of 1. The
μ
PD72873 supports the D2 Power Management state.
15-11
R
PME_support
D3SUP = ‘High’ : Constant value of 11111.
D3SUP = ‘Low’ : Constant value of 01111.
This field indicates the power states in which the
μ
PD72873 may assert PME. A value of “0” for
any bit indicates that the function is not capable of asserting the PME signal while in that power
state.
bit (11) – PME_D0. PME can be asserted from D0.
bit (12) – PME_D1. PME can be asserted from D1.
bit (13) – PME_D2. PME can be asserted from D2.
bit (14) – PME_D3hot. PME can be asserted from D3hot.
bit (15) – PME_D3cold. PME can be asserted from D3cold.