- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383982 > UPD720110 (NEC Corp.) MOS INTEGRATED CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | UPD720110 |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT |
| 中文描述： | 馬鞍山集成電路 |
| 文件頁數(shù)： | 18/32頁 |
| 文件大?。?/td> | 405K |
| 代理商： | UPD720110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet S15737EJ5V0DS
18
μ
PD720110A
(3/4)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Hub Event Timings (Continued)
Duration of driving resume to a
downstream port (only from a controlling
hub)
t
DRSMDN
20
ms
Time from detecting downstream resume
to rebroadcast
t
URSM
1.0
ms
Duration of driving reset to a downstream
facing port (Figure 2-16)
t
DRST
Only for a SetPortFeature
(PORT_RESET) request
10
20
ms
Time to detect a long K from upstream
t
URLK
2.5
100
μ
s
Time to detect a long SE0 from upstream
t
URLSE0
2.5
10000
μ
s
Duration of repeating SE0 upstream (for
low-/full-speed repeater)
t
URPSE0
23
FS Bit
times
Inter-packet delay (for high-speed) of
packets traveling in same direction
t
HSIPDSD
88
Bit
times
Inter-packet delay (for high-speed) of
packets traveling in opposite direction
t
HSIPDOD
8
Bit
times
Inter-packet delay for device/root hub
response with detachable cable for high-
speed
t
HSRSPIPD1
192
Bit
times
Time of which a Chirp J or Chirp K must be
continuously detected (filtered) by hub or
device during Reset handshake
t
FILT
2.5
μ
s
Time after end of device Chirp K by which
hub must start driving first Chirp K in the
hub’s chirp sequence
t
WTDCH
100
μ
s
Time for which each individual Chirp J or
Chirp K in the chirp sequence is driven
downstream by hub during reset
t
DCHBIT
40
60
μ
s
Time before end of reset by which a hub
must end its downstream chirp sequence
t
DCHSE0
100
500
μ
s
Time from internal power good to device
pulling D
+
beyond V
IHZ
(Figure 2-16)
t
SIGATT
100
ms
Debounce interval provided by USB
system software after attach (Figure 2-16)
t
ATTDB
100
ms
Maximum duration of suspend averaging
interval
t
SUSAVGI
1
s
Period of idle bus before device can initiate
resume
t
WTRSM
5
ms
Duration of driving resume upstream
t
DRSMUP
1
15
ms
Resume recovery time
t
RSMRCY
Remote-wakeup is
enabled
10
ms
Time to detect a reset from upstream for
non high-speed capable devices
t
DETRST
2.5
10000
μ
s
Reset recovery time (Figure 2-16)
t
RSTRCY
10
ms
相關PDF資料 |
PDF描述 |
|---|---|
| UPD720110AGC-8EA | MOS INTEGRATED CIRCUIT |
| UPD720113GK-9EU | USB 2.0 HUB CONTROLLER |
| UPD720113GK-9EU-A | USB 2.0 HUB CONTROLLER |
| UPD720113 | USB 2.0 HUB CONTROLLER |
| UPD720114 | MOS INTEGRATED CIRCUIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD720112GK-9EU | 制造商: 功能描述: 制造商:NEC Electronics Corporation 功能描述: 制造商:undefined 功能描述: |
| UPD720113GK-9EU-A | 功能描述:IC HUB CTLR USB2.0 7-PORTS QFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| UPD720114GA-9EU-A | 制造商:Renesas Electronics Corporation 功能描述:I/O Controller USB Controller 48-Pin TQFP 制造商:NEC Electronics Corporation 功能描述:HUB CONTROLLER 4 PORT USB TQFP48 |
| UPD720114GA-YEU-A | 功能描述:HOST CTLR USB 2.0 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:ECOUSB™ 標準包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| UPD720114GA-YEU-ATR | 制造商:Renesas Electronics Corporation 功能描述:I/O CNTRLR USB CNTRLR 48TQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。