- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378742 > UPD65892 CMOS-N5 Family Block Library Ver.5.0 | Block Library[12/2001] PDF資料下載
參數(shù)資料
| 型號： | UPD65892 |
| 英文描述： | CMOS-N5 Family Block Library Ver.5.0 | Block Library[12/2001] |
| 中文描述： | CMOS的北5座的家庭圖書館Ver.5.0 |座圖書館[12/2001] |
| 文件頁數(shù)： | 1/64頁 |
| 文件大小： | 399K |
| 代理商： | UPD65892 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
4-BIT SINGLE-CHIP MICROCONTROLLER
FOR INFRARED REMOTE CONTROL TRANSMISSION
DESCRIPTION
Equipped with low-voltage 2.0 V operation, a carrier generation circuit for infrared remote control transmission,
a standby release function through key entry, and a programmable timer, the
μ
PD64A and 65 are suitable for infrared
remote control transmitters.
For the
μ
PD64A and 65, we have made available the one-time PROM product
μ
PD6P5 (under development)
for program evaluation or small-quantity production.
FEATURES
Program memory (ROM)
μ
PD64A : 1002
×
10 bits
μ
PD65
Data memory (RAM)
Built-in carrier generation circuit for infrared remote control
9-bit programmable timer
Command execution time
Stack level
I/O pins (K
I/O
)
Input pins (K
I
)
Sense input pin (S
0
, S
2
)
S
1
/LED pin (I/O)
: 2026
×
10 bits
: 32
×
4 bits
: 1 channel
: 16
μ
s (when operating at f
X
= 4 MHz: ceramic oscillation)
: 1 level (Stack RAM is for data memory RF as well.)
: 8 units
: 4 units
: 2 units
: 1 unit (When in output mode, this is the remote control transmission display
pin.)
: V
DD
= 2.0 to 3.6 V
Operating ambient temperature : T
A
= –40 to +85
°
C
Oscillator frequency
: f
X
= 2.4 to 8 MHz
POC circuit
Power supply voltage
APPLICATION
Infrared remote control transmitter (for AV and household electric appliances)
Unless otherwise specified, the
μ
PD65 is treated as the representative model throughout this document.
MOS INTEGRATED CIRCUIT
μ
PD64A, 65
Document No. U14380EJ2V0DS00 (2nd edition)
Date Published November 1999 N CP(K)
Printed in Japan
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
1999
DATA SHEET
The mark shows major revised points.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD65893 | CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002] |
| UPD65943 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65944 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65945 | CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65946 | CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD65893 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-N5 Family Design Manual Ver.6.0 | Design Manual[02/2002] |
| UPD65907GL-012NMU | 制造商:NEC Electronics Corporation 功能描述: |
| UPD65943 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Gate Array.Embedded Array Ver.2.0 for Package | Design Manual[05/2003] |
| UPD65944 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-9HD Family.EA-9HD Family Block Library Ver.6.0 | Block Library[12/2000] |
| UPD65944GJ-039-JEU-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。