- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384043 > UPD485505G-35 (NEC Corp.) LINE BUFFER 5K-WORD BY 8-BIT PDF資料下載
參數(shù)資料
| 型號： | UPD485505G-35 |
| 廠商： | NEC Corp. |
| 英文描述： | LINE BUFFER 5K-WORD BY 8-BIT |
| 中文描述： | 行緩沖區(qū)5K - Word的8位 |
| 文件頁數(shù)： | 12/20頁 |
| 文件大?。?/td> | 174K |
| 代理商： | UPD485505G-35 |
μ
PD485505
12
Data Sheet M10059EJ7V0DS00
Read Reset Cycle Timing Chart (RE = Active)
Cycle n
Reset Cycle
Cycle 0
Cycle 1
t
RN2
t
RH
t
RSTR
Note
t
RS
t
RN1
“L” Level
t
AC
t
OH
t
AC
t
OH
(1)
(0)
(n)
(n–1)
D
OUT
(Output)
RE (Input)
RSTR (Input)
RCK (Input)
t
OH
t
AC
t
AC
(0)
Note
In read reset cycle, reset operation is executed even without a reset cycle (t
RSTR
).
RCK can be input any number of times in a reset cycle.
Read Reset Cycle Timing Chart (RE = Inactive)
Cycle n
Disable Cycle
Cycle 0
t
RN2
t
RH
t
RSTR
Note
t
RS
t
RN1
t
HZ
t
AC
(0)
(n)
(n–1)
D
OUT
(Output)
RE (Input)
RSTR (Input)
RCK (Input)
t
LZ
t
REH
t
AC
Reset Cycle
t
REN1
t
RES
t
REW
t
REN2
High impedance
t
OH
t
OH
Note
In read reset cycle, reset operation is executed even without a reset cycle (t
RSTR
).
RCK can be input any number of times in a reset cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD4990A | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
| UPD4990AC | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
| UPD4990AG | SERIAL I/O CALENDAR & CLOCK CMOS LSI |
| UPD63210 | 16-BIT D/A CONVERTER WITH BUILT-IN DIGITAL FILTER FOR AUDIO |
| UPD63210GT | 16-BIT D/A CONVERTER WITH BUILT-IN DIGITAL FILTER FOR AUDIO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD485505G-35-A | 制造商:Renesas Electronics 功能描述:25ns 5V Cut Tape |
| UPD485506G5-25-7JF | 制造商:NEC Electronics Corporation 功能描述: 制造商:NEC Electronics Corporation 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP |
| UPD485506G5-25-7JF-A | 制造商:Renesas Electronics 功能描述:18ns 5V Cut Tape |
| UPD48576218FF-E24-DW1-A | 制造商:Renesas Electronics Corporation 功能描述:UPD48576218FF-E24-DW1-A - Trays |
| UPD4990AG-A | 制造商:Renesas Electronics 功能描述:Cut Tape |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。