![](http://datasheet.mmic.net.cn/370000/UPD17134ACT-xxx_datasheet_16740627/UPD17134ACT-xxx_15.png)
- viii -
9-1
9-2
9-3
9-4
Register File Configuration...................................................................................................................... 69
Relationship Between the Register File and Data Memory ................................................................... 70
Accessing the Register File Using the PEEK and POKE Instructions .................................................. 72
Control Register Configuration................................................................................................................ 75
10-1
10-2
10-3
Allocation of the Data Buffer ................................................................................................................... 77
Data Buffer Configuration ........................................................................................................................ 77
Relationship Between the Data Buffer and Peripheral Hardware ......................................................... 78
11-1
ALU Configuration.................................................................................................................................... 84
12-1
12-2
12-3
Input/Output Switching by Group I/O .................................................................................................... 106
Port Control Register of Bit I/O ............................................................................................................. 107
Specifying Pull-Up Resistor Incorporation Using Software.................................................................. 109
13-1
13-2
13-3
13-4
13-5
13-6
13-7
13-8
13-9
13-10
13-11
13-12
13-13
13-14
13-15
13-16
13-17
13-18
13-19
13-20
13-21
13-22
13-23
13-24
13-25
13-26
13-27
Configuration of the 8-Bit Timer Counters ............................................................................................ 112
Timer 0 Mode Register .......................................................................................................................... 113
Timer 1 Mode Register .......................................................................................................................... 114
Setting Count Value to Modulo Register............................................................................................... 116
Reading Count Value of Count Register............................................................................................... 117
Error When Count Register Is Cleared to 0 During Counting ............................................................. 119
Error When Counting Is Started from Count Stop Status .................................................................... 120
Timer 0 Output Setting Register............................................................................................................ 121
Basic Interval Timer Configuration ........................................................................................................ 122
BTM Mode Register ............................................................................................................................... 123
Watchdog Timer Mode Register............................................................................................................ 124
Timing Chart of Watchdog Timer (with WDTRES Flag Used) ............................................................. 126
Block Diagram of the A/D Converter..................................................................................................... 128
A/D Converter Control Register ............................................................................................................ 130
Setting a Value in the 8-Bit Data Register (ADCR).............................................................................. 132
Reading Values from the 8-bit Data Register (ADCR)......................................................................... 133
Relationship between the Analog Input Voltage and Digital Conversion Result ................................ 134
Using the Successive Mode for the A/D Converter.............................................................................. 136
A/D Conversion Timing in the Continuous Mode ................................................................................. 137
Using the Single Mode for the A/D Converter ...................................................................................... 139
Single Mode Operation (Comparison) Timing ...................................................................................... 140
Block Diagram of the Serial Interface ................................................................................................... 142
Timing of 8-Bit Transmission and Reception Mode (Simultaneous Transmission and Reception) .. 143
Timing of the Clock Synchronization 8-Bit Reception Mode (SO Pin Output High Impedance)........ 144
Serial Interface Control Register........................................................................................................... 145
Setting a Value in the Shift Register ..................................................................................................... 147
Reading a Value from the Shift Register .............................................................................................. 148
LIST OF FIGURES (2/3)
Figure No.
Title
Page