- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376424 > UPD178006A (NEC Corp.) DDR2, 25-Bit 1:1 or 14-Bit 1:2 Configurable Registered Buffer PDF資料下載
參數(shù)資料
| 型號： | UPD178006A |
| 廠商： | NEC Corp. |
| 英文描述： | DDR2, 25-Bit 1:1 or 14-Bit 1:2 Configurable Registered Buffer |
| 中文描述： | 8位單晶片微控制器 |
| 文件頁數(shù)： | 4/56頁 |
| 文件大?。?/td> | 314K |
| 代理商： | UPD178006A |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
μ
PD178004A, 178006A, 178016A, 178018A
4
Product name
μ
PD178004A
μ
PD178006A
μ
PD178016A
μ
PD178018A
Item
PLL frequency
synthesizer
Division mode
Two types
Direct division mode (VCOL pin)
Pulse swallow mode (VCOH and VCOL pins)
Reference frequency
7 types selectable by program (1, 3, 5, 9, 10, 25, 50 kHz)
Charge pump
Error out output: 2 (EO0 and EO1 pins
Note 1
)
Phase comparator
Unlock detectable by program
Frequency counter
Frequency measurement
AMIFC pin: for 450-kHz count
FMIFC pin: for 450-kHz/10.7-MHz count
D/A converter (PWM output)
8-/9-bit resolution
×
3 channels (shared by 8-bit timer)
Standby function
HALT mode
STOP mode
Reset
Reset by RESET pin
Internal reset by watchdog timer
Reset by power-ON clear circuit (3-value detection)
Detection of less than 4.5 V
Note 2
(CPU clock: f
X
)
Detection of less than 3.5 V
Note 2
(CPU clock: f
X
/2 or less and on power application)
Detection of less than 2.5 V
Note 2
(in STOP mode)
Power supply voltage
V
DD
= 4.5 to 5.5 V (with PLL operating)
V
DD
= 3.5 to 5.5 V (with CPU operating, CPU clock: f
X
/2 or less)
V
DD
= 4.5 to 5.5 V (with CPU operating, CPU clock: f
X
)
Package
80-pin plastic QFP (14
×
14 mm, 0.65-mm pitch)
Notes 1.
The EO1 pin can be set to high impedance for the
μ
PD178016A and 178018A.
The following shows an application example.
PD178016A
PD178018A
μ
μ
EO0
EO1
VCOH
VCOL
LPF
VCO
To Mixer
LPF : Low path filter
VCO : Voltage controlled oscillator
To lock to a target frequency at high speed
Setting the EO0 and EO1 pins to error out output improves the output current potential and LPF
voltage control potential.
Normal state
Setting only the EO0 pin to error out output maintains the LPF stable.
2.
These voltage values are maximum values. Reset is actually executed at a voltage lower than these
values.
(2/2)
相關PDF資料 |
PDF描述 |
|---|---|
| UPD178018A | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD178018AGC | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD178004AGC | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD178006AGC | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD178023GC | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD178006AGC | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD178006AGC-XXX-3B9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| UPD178006GC | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD178016 | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD178016A | 制造商:NEC 制造商全稱:NEC 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。