- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383976 > UPC1851B (NEC Corp.) CONN SEALING FOR WALL RCPT #10 PDF資料下載
參數(shù)資料
| 型號： | UPC1851B |
| 廠商： | NEC Corp. |
| 英文描述： | CONN SEALING FOR WALL RCPT #10 |
| 中文描述： | I2C總線兼容美國的多邊貿(mào)易體制處理LSI |
| 文件頁數(shù)： | 25/60頁 |
| 文件大?。?/td> | 447K |
| 代理商： | UPC1851B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
25
μ
PC1851B
Data Sheet S13417EJ2V0DS00
(1) 1-byte data transfer
The format for 1-byte data transfer is the following:
(2) Continuous data transfer
The format when transferring multiple (7) bytes of data at one time by using the automatic increment function is
the following:
The master CPU transfers “00H” as subaddress SA
0
following the start condition and slave address. After the
subaddress SA
0
, the master CPU transfers the SA
0
data, and continues with SA
1
, SA
2
,..., SA
A
data without transferring
stop conditions in between. Finally, the stop condition is transferred and the transfer is completed.
(3) Data read
The
μ
PC1851B has one read register. The contents of this register can be read by the master CPU.
The format when data is read is the following:
(4) Acknowledge
In the case of the I
2
C bus, an acknowledge bit is added to the data as the 9th bit to determine whether data
transfer was successful. The master CPU determines the success or failure of data transfer based on whether this
acknowledge bit is a logical low or high.
If the acknowledge interval is a logical low, this indicates that data transfer was successful. If it is a logical high,
this indicates that data transfer was unsuccessful or that the slave side forcibly released the bus.
Start
Slave
address
Write
mode
Acknow
-ledge
Subaddress
Acknow
-ledge
Data
Acknow
-ledge
Stop
Start
Slave
address
Write
mode
Acknow
-ledge
Subaddress
Acknow
-ledge
Data1
Acknow
-ledge
Data2
Acknow
-ledge
Acknow
-ledge
Stop
Data7
Start
Slave
address
Acknow
-ledge
Data
Non-
acknow
-ledge
Stop
Read
相關PDF資料 |
PDF描述 |
|---|---|
| UPC1851BCU | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| uPC1853CT-01 | MATRIX SURROUND IC WITH I2C BUS |
| uPC1853CT-02 | MATRIX SURROUND IC WITH I2C BUS |
| UPC1853 | CONN SEALING FOR WALL RCPT #14 |
| UPC1857 | SOUND CONTROL IC WITH SURROUND AND I2C BUS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1851BCU | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1852 | 制造商:NEC 制造商全稱:NEC 功能描述:BIPOLAR ANALOG INTEGRATED CIRCUITl |
| UPC1852CT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sound Circuit |
| UPC1853 | 制造商:NEC 制造商全稱:NEC 功能描述:MATRIX SURROUND IC WITH I2C BUS |
| UPC1853CT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Surround-Sound Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。