- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382723 > UJA1061 (NXP Semiconductors N.V.) Low speed CAN/LIN system basis chip PDF資料下載
參數(shù)資料
| 型號： | UJA1061 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low speed CAN/LIN system basis chip |
| 中文描述： | 低高速CAN / LIN系統(tǒng)基礎(chǔ)芯片 |
| 文件頁數(shù)： | 48/81頁 |
| 文件大小： | 323K |
| 代理商： | UJA1061 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
2004 Mar 22
48
Philips Semiconductors
Objective specification
Low speed CAN/LIN system basis chip
UJA1061
6.14.11 P
HYSICAL LAYER CONTROL FEEDBACK REGISTER
This register allows the CAN and the LIN physical layer configuration to be read back.
Table 12
PLCF - Physical Layer Control Feedback register (address 11) bit description
BIT
SYMBOL
DESCRIPTION
VALUE
FUNCTION
15, 14
13
12
A1, A0
RRS
RO
register address
Read Register Select
Read Only
10
0
1
read the Physical Layer Control Feedback register (PLCF)
read the Physical Layer Control Feedback register without
writing to Physical Layer Control register
read the Physical Layer Control Feedback register and
write to Physical Layer Control register (previous setting
will be reflected)
reserved for future use; should always be set to logic 0 in
order to secure compatibility with future functions which will
be activated by a logic 1
allows Selective Sleep state to be entered; cleared
whenever the UJA1061 enters On-line or Active mode
no Selective Sleep mode allowed (default)
256 ms time until CAN falls into Off-line (400 ms after
Wake-up)
64 ms time until CAN falls into Off-line (400 ms after
Wake-up)
CAN transmitter is disabled; allows setting ‘listen only’
behaviour; set also due to a detected short at V2
CAN transmitter is enabled
TXD signal is forwarded to RXD during CAN
transmitter OFF
TXD signal is not forwarded to RXD during CAN transmitter
OFF
reserved for future use; should always be set to logic 0 in
order to secure compatibility with future functions which will
be activated by a logic 1
reserved for future use; should always be set to logic 0 in
order to secure compatibility with future functions which will
be activated by a logic 1
up to 10 kbit/s
up to 20 kbit/s
reserved for future use; should always be set to logic 0 in
order to secure compatibility with future functions which will
be activated by a logic 1
LIN termination supplied out of BAT42
LIN termination is always related to BAT14
0
11
reserved
0
10
CPCN
CAN Partial
Networking Control
1
0
1
9
COTC
CAN Off-line Time
Control
0
8
CTC
CAN Transmitter
Control
1
0
1
7
CRC
CAN Receiver
Control
0
6
reserved
0
5
reserved
0
4
LSC
LIN Slope Control
1
0
0
3
reserved
2
L42C
LIN 42 V Control
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UJA1065 | High-speed CAN/LIN fail-safe system basis chip |
| UL631H256 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C35G1 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
| UL631H256S2C45 | SimtekLow Voltage SoftStore 32K x 8 nvSRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UJA1061_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Fault-tolerant CAN/LIN fail-safe system basis chip |
| UJA1061TW/3V0,512 | 制造商:NXP Semiconductors 功能描述: |
| UJA1061TW/3V0512 | 制造商:NXP Semiconductors 功能描述:CONTROLLER SYS CAN/LIN 3V 32HTSSOP |
| UJA1061TW/3V3/C/T, | 功能描述:CAN 接口集成電路 FT CAN/LIN fail-safe system basis chip RoHS:否 制造商:Texas Instruments 類型:Transceivers 工作電源電壓:5 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:SOIC-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。