參數(shù)資料
型號: TZA3005
廠商: NXP Semiconductors N.V.
英文描述: SDH/SONET STM1/OC3 and STM4/OC12 transceiver
中文描述: SDH / SONET的STM1/OC3和STM4/OC12收發(fā)器
文件頁數(shù): 7/24頁
文件大小: 546K
代理商: TZA3005
1997 Aug 05
7
Philips Semiconductors
Objective specification
SDH/SONET STM1/OC3 and
STM4/OC12 transceiver
TZA3005
FUNCTIONAL DESCRIPTION
Introduction
The TZA3005 transceiver implements SDH/SONET
serialization/deserialization, transmission and frame
detection/recovery functions. The block diagram in Fig.1
illustrates the basic operation of the chip. The TZA3005
can be used to implement the front-end of SONET
equipment, which consists primarily of the serial transmit
and receive interfaces. The chip handles all the functions
of these two elements, including parallel-to-serial and
serial-to-parallel conversion, clock generation, and system
timing. The system timing circuitry handles data stream
management, framing, and clock distribution throughout
the front-end.
The TZA3005 is divided into a transmitter section and a
receiver section. The sequence of operations is as follows:
Transmitter operations:
– 4- or 8-bit parallel input
– Parallel-to-serial conversion
– Serial output
Receiver operations:
– Serial input
– Frame detection
– Serial-to-parallel conversion
– 4- or 8-bit parallel output.
Internal clocking and control functions are transparent to
the user. Details of data timing can be found in Figs 3 to 9.
Transmitter operation
The TZA3005 transceiver chip performs the serializing
stage in the processing of a transmit STM1/OC3 or
STM4/OC12 serial bitstream. It converts the byte
serial 19.44, 38.88 or 77.76 Mbytes/s data stream to bit
serial format at 155.52 or 622.08 Mbits/s. Diagnostic
loopback is provided (transmitter to receiver). Line
loopback is also provided (receiver to transmitter).
An integral frequency synthesizer, consisting of a
phase-locked loop with a divider in the loop, can be used
to generate a high-frequency bit clock from a 19.44, 38.88,
51.84 or 77.76 MHz reference frequency.
C
LOCK SYNTHESIZER
The serial output clock is generated by the clock
synthesizer (see Fig.1). This signal is phase synchronized
with the input reference clock (REFCLK). Two output clock
frequencies are available, synthesized from any of four
SDH/SONET reference frequencies.
The MODE input is used to select the serial output clock
frequency: 622.08 MHz for STM4/OC12 or 155.52 MHz
for STM1/OC3 (see Table 1).
Table 1
Clock frequency options
MODE
OUTPUT CLOCK
FREQUENCY
OPERATING MODE
1
0
622.08 MHz
155.52 MHz
STM4/OC12
STM1/OC3
Table 2
Suggested interface devices
MANUFACTURER
TYPE
DATA RATE
(Mbits/s)
FUNCTION
Philips
TZA3004
TZA3000
TZA3001
SA5225
SA5223
PM5312
PM5355
622 or 155
622
622
155
155
155 or 622
622
clock recovery
optical receiver
laser driver
limiting amplifier
transimpedance amplifier
transport terminal transceiver
Saturn user network interface
PMC-Sierra
相關(guān)PDF資料
PDF描述
TZA3023 SDH/SONET STM4/OC12 transimpedance amplifier
TZA3023T SDH/SONET STM4/OC12 transimpedance amplifier
TZA3023U SDH/SONET STM4/OC12 transimpedance amplifier
TZA3030 SDH/SONET STM1/OC3 optical receiver
TZA3030HL SDH/SONET STM1/OC3 optical receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TZA3005H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SDH/SONET STM1/OC3 and STM4/OC12 transceiver
TZA3011A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:30 Mbits/s up to 3.2 Gbits/s A-rate(TM) laser drivers
TZA3011AVH/C2,551 功能描述:激光驅(qū)動器 3.3V D-LOOP LASERDRVR DC-3.2GB RoHS:否 制造商:Micrel 數(shù)據(jù)速率:4.25 Gbps 工作電源電壓:3 V to 3.6 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-16 封裝:Tube
TZA3011AVH/C2,557 功能描述:激光驅(qū)動器 3.3V D-LOOP LASERDRVR DC-3.2GB RoHS:否 制造商:Micrel 數(shù)據(jù)速率:4.25 Gbps 工作電源電壓:3 V to 3.6 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-16 封裝:Tube
TZA3011BVH/C2,551 功能描述:激光驅(qū)動器 3.3V D-LOOP LASERDRVR DC-3.2GB RoHS:否 制造商:Micrel 數(shù)據(jù)速率:4.25 Gbps 工作電源電壓:3 V to 3.6 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-16 封裝:Tube