![](http://datasheet.mmic.net.cn/390000/TVP3010C_datasheet_16839161/TVP3010C_17.png)
2–1
2 Detailed Description
The TVP3010C and TVP3010M VIPs are identical in their operation. Both the TVP3010C and TVP3010M
are 32-bit devices; both devices are terminal compatible with the TLC34076 and each device offers
advanced features. To facilitate the enhanced functionality, some terminals have dual functions. The
dual-function terminals are controlled by the configuration register discussed in subsection 2.16.1. At reset,
all pins default to the TLC34076 terminal functions.
2.1
The microprocessor unit (MPU) interface is controlled using read and write strobes (RD, WR), three
register-select terminals [RS(0–2)], and the 8/6-select terminal. The 8/6 pin selects between an 8- or
6-bit-wide data path to the color-palette RAM and is provided in order to maintain compatibility with the
IMSG176. Since the 8/6 [OVS] pin is a dual-function pin, 2 bits are provided in the configuration register to
control this function. Configuration-register bit 1 determines whether the 8/6 [OVS] pin operates as 8/6 or
OVS. If configuration register bit 1 is cleared to 0 (default), then 8/6 operation is controlled by the pin. With
8/6 held low, data on the lowest 6 bits of the data bus are internally shifted up by 2 bits to occupy the upper
6 bits at the output multiplexer and the bottom 2 bits are then cleared to 0. This operation is carried out in
order to utilize the maximum range of the DACs.
MPU Interface
The direct register map is shown in Table 2–1. Extended registers can be accessed through the index
register. The index register map is shown in Table 2–2. In general, the index register must first be loaded
with the target address value. Successive reads or writes from and to the data register then access the target
location. The MPU interface operates asynchronously, with data transfers being synchronized by internal
logic.
NOTE:
RS3 is a do not care for register addressing but is used as the PSEL input (see
Section 2.6).
Table 2–1. Direct Register Map
RS2
RS1
RS0
REGISTER ADDRESSED BY MPU
R/W
DEFAULT (HEX)
0
0
0
Palette Address Register – Write Mode
R/W
XX
0
0
1
Color Palette Holding Register
R/W
XX
0
1
0
Pixel Read Mask
R/W
FF
0
1
1
Palette Address Register – Read Mode
R/W
XX
1
0
0
Reserved
XX
1
0
1
Reserved
XX
1
1
0
Index Register
R/W
XX
1
1
1
Data Register
R/W
XX